



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                        |
| Core Size                  | 16-Bit                                                                                                                                                                      |
| Speed                      | 32MHz                                                                                                                                                                       |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                   |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                     |
| Number of I/O              | 34                                                                                                                                                                          |
| Program Memory Size        | 96KB (96K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                       |
| EEPROM Size                | 8K x 8                                                                                                                                                                      |
| RAM Size                   | 8K x 8                                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                 |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                                                               |
| Package / Case             | 48-LQFP                                                                                                                                                                     |
| Supplier Device Package    | 48-LFQFP (7x7)                                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gdfb-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gdfb-50</a> |

Table 1-1. List of Ordering Part Numbers

(1/12)

| Pin count | Package                                             | Data flash  | Fields of Application <sup>Note</sup> | Ordering Part Number                                                                                                             |
|-----------|-----------------------------------------------------|-------------|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| 20 pins   | 20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch) | Mounted     | A                                     | R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0, R5F1006EASP#V0<br>R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0, R5F1006EASP#X0 |
|           |                                                     |             | D                                     | R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0, R5F1006EDSP#V0<br>R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0, R5F1006EDSP#X0 |
|           |                                                     |             | G                                     | R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0, R5F1006EGSP#V0<br>R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0, R5F1006EGSP#X0 |
|           |                                                     | Not mounted | A                                     | R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0, R5F1016EASP#V0<br>R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0, R5F1016EASP#X0 |
|           |                                                     |             | D                                     | R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0, R5F1016EDSP#V0<br>R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0, R5F1016EDSP#X0 |
|           |                                                     |             | G                                     | R5F1016AGSP#V0, R5F1016CGSP#V0, R5F1016DGSP#V0, R5F1016EGSP#V0<br>R5F1016AGSP#X0, R5F1016CGSP#X0, R5F1016DGSP#X0, R5F1016EGSP#X0 |
| 24 pins   | 24-pin plastic HWQFN (4 × 4mm, 0.5 mm pitch)        | Mounted     | A                                     | R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0, R5F1007EANA#U0<br>R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0, R5F1007EANA#W0 |
|           |                                                     |             | D                                     | R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0, R5F1007EDNA#U0<br>R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0, R5F1007EDNA#W0 |
|           |                                                     |             | G                                     | R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0, R5F1007EGNA#U0<br>R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0, R5F1007EGNA#W0 |
|           |                                                     | Not mounted | A                                     | R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0, R5F1017EANA#U0<br>R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0, R5F1017EANA#W0 |
|           |                                                     |             | D                                     | R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0, R5F1017EDNA#U0<br>R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0, R5F1017EDNA#W0 |
|           |                                                     |             | G                                     | R5F1017AGNA#U0, R5F1017CGNA#U0, R5F1017DGNA#U0, R5F1017EGNA#U0<br>R5F1017AGNA#W0, R5F1017CGNA#W0, R5F1017DGNA#W0, R5F1017EGNA#W0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(10/12)

| Pin count | Package                                            | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                 |
|-----------|----------------------------------------------------|-------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 80 pins   | 80-pin plastic LQFP<br>(14 × 14 mm, 0.65 mm pitch) | Mounted     | A                             | R5F100MFAFA#V0, R5F100MGFAFA#V0, R5F100MHAFA#V0, R5F100MJFAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0<br>R5F100MFAFA#X0, R5F100MGFAFA#X0, R5F100MHAFA#X0, R5F100MJFAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 |
|           |                                                    |             | D                             | R5F100MFDFA#V0, R5F100MGDFA#V0, R5F100MHDFA#V0, R5F100MJDFA#V0, R5F100MKDFA#V0, R5F100MLDFA#V0<br>R5F100MFDFA#X0, R5F100MGDFA#X0, R5F100MHDFA#X0, R5F100MJDFA#X0, R5F100MKDFA#X0, R5F100MLDFA#X0     |
|           |                                                    |             | G                             | R5F100MFGFA#V0, R5F100MGGFA#V0, R5F100MHGFA#V0, R5F100MJGFA#V0<br>R5F100MFGFA#X0, R5F100MGGFA#X0, R5F100MHGFA#X0, R5F100MJGFA#X0                                                                     |
|           |                                                    | Not mounted | A                             | R5F101MFAFA#V0, R5F101MGFAFA#V0, R5F101MHAFA#V0, R5F101MJFAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0<br>R5F101MFAFA#X0, R5F101MGFAFA#X0, R5F101MHAFA#X0, R5F101MJFAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 |
|           |                                                    |             | D                             | R5F101MFDFA#V0, R5F101MGDFA#V0, R5F101MHDFA#V0, R5F101MJDFA#V0, R5F101MKDFA#V0, R5F101MLDFA#V0<br>R5F101MFDFA#X0, R5F101MGDFA#X0, R5F101MHDFA#X0, R5F101MJDFA#X0, R5F101MKDFA#X0, R5F101MLDFA#X0     |
|           |                                                    |             | G                             | R5F101MFGFA#V0, R5F101MGGFA#V0, R5F101MHGFA#V0, R5F101MJGFA#V0<br>R5F101MFGFA#X0, R5F101MGGFA#X0, R5F101MHGFA#X0, R5F101MJGFA#X0                                                                     |
|           | 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)    | Mounted     | A                             | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0<br>R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0     |
|           |                                                    |             | D                             | R5F100MFDDB#V0, R5F100MGDFB#V0, R5F100MHDDB#V0, R5F100MJDFB#V0, R5F100MKDFB#V0, R5F100MLDFB#V0<br>R5F100MFDDB#X0, R5F100MGDFB#X0, R5F100MHDDB#X0, R5F100MJDFB#X0, R5F100MKDFB#X0, R5F100MLDFB#X0     |
|           |                                                    |             | G                             | R5F100MFGFB#V0, R5F100MGGFB#V0, R5F100MHGFB#V0, R5F100MJGFB#V0<br>R5F100MFGFB#X0, R5F100MGGFB#X0, R5F100MHGFB#X0, R5F100MJGFB#X0                                                                     |
|           |                                                    | Not mounted | A                             | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0<br>R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0     |
|           |                                                    |             | D                             | R5F101MFDDB#V0, R5F101MGDFB#V0, R5F101MHDDB#V0, R5F101MJDFB#V0, R5F101MKDFB#V0, R5F101MLDFB#V0<br>R5F101MFDDB#X0, R5F101MGDFB#X0, R5F101MHDDB#X0, R5F101MJDFB#X0, R5F101MKDFB#X0, R5F101MLDFB#X0     |
|           |                                                    |             | G                             | R5F101MFGFB#V0, R5F101MGGFB#V0, R5F101MHGFB#V0, R5F101MJGFB#V0<br>R5F101MFGFB#X0, R5F101MGGFB#X0, R5F101MHGFB#X0, R5F101MJGFB#X0                                                                     |


**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.5.2 24-pin products



## 1.5.12 80-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

**Caution** This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| Item                               |                                           | 40-pin                                                                                                                                                                                                                                                                                                                                                                                  |          | 44-pin                                                                                                           |          | 48-pin                                                              |          | 52-pin                                                              |          | 64-pin                                                              |          |
|------------------------------------|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------------------------------------------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|
|                                    |                                           | R5F100Ex                                                                                                                                                                                                                                                                                                                                                                                | R5F101Ex | R5F100Ex                                                                                                         | R5F101Ex | R5F100Gx                                                            | R5F101Gx | R5F100Jx                                                            | R5F101Jx | R5F100Lx                                                            | R5F101Lx |
| Code flash memory (KB)             |                                           | 16 to 192                                                                                                                                                                                                                                                                                                                                                                               |          | 16 to 512                                                                                                        |          | 16 to 512                                                           |          | 32 to 512                                                           |          | 32 to 512                                                           |          |
| Data flash memory (KB)             |                                           | 4 to 8                                                                                                                                                                                                                                                                                                                                                                                  | —        | 4 to 8                                                                                                           | —        | 4 to 8                                                              | —        | 4 to 8                                                              | —        | 4 to 8                                                              | —        |
| RAM (KB)                           |                                           | 2 to 16 <sup>Note1</sup>                                                                                                                                                                                                                                                                                                                                                                |          | 2 to 32 <sup>Note1</sup>                                                                                         |          | 2 to 32 <sup>Note1</sup>                                            |          | 2 to 32 <sup>Note1</sup>                                            |          | 2 to 32 <sup>Note1</sup>                                            |          |
| Address space                      |                                           | 1 MB                                                                                                                                                                                                                                                                                                                                                                                    |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Main system clock                  | High-speed system clock                   | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode: 1 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V) |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | High-speed on-chip oscillator             | HS (High-speed main) mode: 1 to 32 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V)                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Subsystem clock                    |                                           | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)<br>32.768 kHz                                                                                                                                                                                                                                                                                                        |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Low-speed on-chip oscillator       |                                           | 15 kHz (TYP.)                                                                                                                                                                                                                                                                                                                                                                           |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| General-purpose registers          |                                           | (8-bit register × 8) × 4 banks                                                                                                                                                                                                                                                                                                                                                          |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Minimum instruction execution time |                                           | 0.03125 μs (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)                                                                                                                                                                                                                                                                                                          |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    |                                           | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)                                                                                                                                                                                                                                                                                                                   |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    |                                           | 30.5 μs (Subsystem clock: f <sub>SUB</sub> = 32.768 kHz operation)                                                                                                                                                                                                                                                                                                                      |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Instruction set                    |                                           | <ul style="list-style-type: none"><li>• Data transfer (8/16 bits)</li><li>• Adder and subtractor/logical operation (8/16 bits)</li><li>• Multiplication (8 bits × 8 bits)</li><li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li></ul>                                                                                                |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| I/O port                           | Total                                     | 36                                                                                                                                                                                                                                                                                                                                                                                      |          | 40                                                                                                               |          | 44                                                                  |          | 48                                                                  |          | 58                                                                  |          |
|                                    | CMOS I/O                                  | 28<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 10)                                                                                                                                                                                                                                                                                                                     |          | 31<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 10)                                              |          | 34<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 11) |          | 38<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 13) |          | 48<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 15) |          |
|                                    | CMOS input                                | 5                                                                                                                                                                                                                                                                                                                                                                                       |          | 5                                                                                                                |          | 5                                                                   |          | 5                                                                   |          | 5                                                                   |          |
|                                    | CMOS output                               | —                                                                                                                                                                                                                                                                                                                                                                                       |          | —                                                                                                                |          | 1                                                                   |          | 1                                                                   |          | 1                                                                   |          |
|                                    | N-ch O.D. I/O<br>(withstand voltage: 6 V) | 3                                                                                                                                                                                                                                                                                                                                                                                       |          | 4                                                                                                                |          | 4                                                                   |          | 4                                                                   |          | 4                                                                   |          |
| Timer                              | 16-bit timer                              | 8 channels                                                                                                                                                                                                                                                                                                                                                                              |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Watchdog timer                            | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Real-time clock (RTC)                     | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | 12-bit interval timer (IT)                | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Timer output                              | 4 channels (PWM<br>outputs: 3 <sup>Note2</sup> ),<br>8 channels (PWM<br>outputs: 7 <sup>Note2, Note3</sup> )                                                                                                                                                                                                                                                                            |          | 5 channels (PWM outputs: 4 <sup>Note2</sup> ),<br>8 channels (PWM outputs: 7 <sup>Note2</sup> ) <sup>Note3</sup> |          |                                                                     |          |                                                                     |          | 8 channels (PWM<br>outputs: 7 <sup>Note2</sup> )                    |          |
|                                    | RTC output                                | 1 channel<br>• 1 Hz (subsystem clock: f <sub>SUB</sub> = 32.768 kHz)                                                                                                                                                                                                                                                                                                                    |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |

**Notes** 1. The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

[80-pin, 100-pin, 128-pin products]

**Caution** This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| Item                               |                                        | 80-pin                                                                                                                                                                                                                                                                                                                                                                                  |          | 100-pin                                                        |          | 128-pin                                                         |          |
|------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|----------------------------------------------------------------|----------|-----------------------------------------------------------------|----------|
|                                    |                                        | R5F100Mx                                                                                                                                                                                                                                                                                                                                                                                | R5F101Mx | R5F100Px                                                       | R5F101Px | R5F100Sx                                                        | R5F101Sx |
| Code flash memory (KB)             |                                        | 96 to 512                                                                                                                                                                                                                                                                                                                                                                               |          | 96 to 512                                                      |          | 192 to 512                                                      |          |
| Data flash memory (KB)             |                                        | 8                                                                                                                                                                                                                                                                                                                                                                                       | —        | 8                                                              | —        | 8                                                               | —        |
| RAM (KB)                           |                                        | 8 to 32 <sup>Note 1</sup>                                                                                                                                                                                                                                                                                                                                                               |          | 8 to 32 <sup>Note 1</sup>                                      |          | 16 to 32 <sup>Note 1</sup>                                      |          |
| Address space                      |                                        | 1 MB                                                                                                                                                                                                                                                                                                                                                                                    |          |                                                                |          |                                                                 |          |
| Main system clock                  | High-speed system clock                | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode: 1 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V) |          |                                                                |          |                                                                 |          |
|                                    | High-speed on-chip oscillator          | HS (High-speed main) mode: 1 to 32 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V)                                                                               |          |                                                                |          |                                                                 |          |
| Subsystem clock                    |                                        | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)<br>32.768 kHz                                                                                                                                                                                                                                                                                                        |          |                                                                |          |                                                                 |          |
| Low-speed on-chip oscillator       |                                        | 15 kHz (TYP.)                                                                                                                                                                                                                                                                                                                                                                           |          |                                                                |          |                                                                 |          |
| General-purpose register           |                                        | (8-bit register × 8) × 4 banks                                                                                                                                                                                                                                                                                                                                                          |          |                                                                |          |                                                                 |          |
| Minimum instruction execution time |                                        | 0.03125 μs (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)                                                                                                                                                                                                                                                                                                          |          |                                                                |          |                                                                 |          |
|                                    |                                        | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)                                                                                                                                                                                                                                                                                                                   |          |                                                                |          |                                                                 |          |
|                                    |                                        | 30.5 μs (Subsystem clock: f <sub>SUB</sub> = 32.768 kHz operation)                                                                                                                                                                                                                                                                                                                      |          |                                                                |          |                                                                 |          |
| Instruction set                    |                                        | <ul style="list-style-type: none"><li>• Data transfer (8/16 bits)</li><li>• Adder and subtractor/logical operation (8/16 bits)</li><li>• Multiplication (8 bits × 8 bits)</li><li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li></ul>                                                                                                |          |                                                                |          |                                                                 |          |
| I/O port                           | Total                                  | 74                                                                                                                                                                                                                                                                                                                                                                                      |          | 92                                                             |          | 120                                                             |          |
|                                    | CMOS I/O                               | 64<br>(N-ch O.D. I/O [EVD <sub>D</sub> withstand voltage]: 21)                                                                                                                                                                                                                                                                                                                          |          | 82<br>(N-ch O.D. I/O [EVD <sub>D</sub> withstand voltage]: 24) |          | 110<br>(N-ch O.D. I/O [EVD <sub>D</sub> withstand voltage]: 25) |          |
|                                    | CMOS input                             | 5                                                                                                                                                                                                                                                                                                                                                                                       |          | 5                                                              |          | 5                                                               |          |
|                                    | CMOS output                            | 1                                                                                                                                                                                                                                                                                                                                                                                       |          | 1                                                              |          | 1                                                               |          |
|                                    | N-ch O.D. I/O (withstand voltage: 6 V) | 4                                                                                                                                                                                                                                                                                                                                                                                       |          | 4                                                              |          | 4                                                               |          |
| Timer                              | 16-bit timer                           | 12 channels                                                                                                                                                                                                                                                                                                                                                                             |          | 12 channels                                                    |          | 16 channels                                                     |          |
|                                    | Watchdog timer                         | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          | 1 channel                                                      |          | 1 channel                                                       |          |
|                                    | Real-time clock (RTC)                  | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          | 1 channel                                                      |          | 1 channel                                                       |          |
|                                    | 12-bit interval timer (IT)             | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          | 1 channel                                                      |          | 1 channel                                                       |          |
|                                    | Timer output                           | 12 channels<br>(PWM outputs: 10 <sup>Note 2</sup> )                                                                                                                                                                                                                                                                                                                                     |          | 12 channels<br>(PWM outputs: 10 <sup>Note 2</sup> )            |          | 16 channels<br>(PWM outputs: 14 <sup>Note 2</sup> )             |          |
|                                    | RTC output                             | 1 channel<br>• 1 Hz (subsystem clock: f <sub>SUB</sub> = 32.768 kHz)                                                                                                                                                                                                                                                                                                                    |          |                                                                |          |                                                                 |          |

**Notes 1.** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H

R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

## 2.3 DC Characteristics

## 2.3.1 Pin characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/5)

| Items                                  | Symbol           | Conditions                                                                                                                                                                                 | MIN.                              | TYP. | MAX.                     | Unit |
|----------------------------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|------|--------------------------|------|
| Output current, high <sup>Note 1</sup> | I <sub>OH1</sub> | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -10.0 <sup>Note 2</sup>  | mA   |
|                                        |                  | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% <sup>Note 3</sup> )                                                | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -55.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      | -10.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V |      | -5.0                     | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V |      | -2.5                     | mA   |
|                                        |                  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )             | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -80.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      | -19.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V |      | -10.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V |      | -5.0                     | mA   |
|                                        |                  | Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )                                                                                                                                     | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -135.0 <sup>Note 4</sup> | mA   |
|                                        | I <sub>OH2</sub> | Per pin for P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V   |      | -0.1 <sup>Note 2</sup>   | mA   |
|                                        |                  | Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )                                                                                                                                     | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V   |      | -1.5                     | mA   |

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from the EV<sub>DD0</sub>, EV<sub>DD1</sub>, V<sub>DD</sub> pins to an output pin.
  - However, do not exceed the total current value.
  - Specification under conditions where the duty factor ≤ 70%.  
The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
    - Total output current of pins = (I<sub>OH</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OH</sub> = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≅ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
  - The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA.

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator and subsystem clock are stopped.
  4. When high-speed system clock and subsystem clock are stopped.
  5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 32 MHz  
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 16 MHz
    - LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 8 MHz
    - LV (low-voltage main) mode:  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 4 MHz
  8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
3. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

**Note** The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$

$1.8\text{ V} \leq E_{VDD0} < 2.7\text{ V}$  : MIN. 125 ns


$1.6\text{ V} \leq E_{VDD0} < 1.8\text{ V}$  : MIN. 250 ns

**Remark**  $f_{MCK}$ : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number ( $m = 0, 1$ ), n: Channel number ( $n = 0$  to  $7$ ))

### Minimum Instruction Execution Time during Main System Clock Operation



## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                                    | Symbol                                 | Conditions                                                           |                                   | HS (high-speed main) Mode  |      | LS (low-speed main) Mode   |      | LV (low-voltage main) Mode |      | Unit |
|--------------------------------------------------------------|----------------------------------------|----------------------------------------------------------------------|-----------------------------------|----------------------------|------|----------------------------|------|----------------------------|------|------|
|                                                              |                                        |                                                                      |                                   | MIN.                       | MAX. | MIN.                       | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time                                              | t <sub>KCY1</sub>                      | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>                               | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 125                        |      | 500                        |      | 1000                       |      | ns   |
|                                                              |                                        |                                                                      | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 250                        |      | 500                        |      | 1000                       |      | ns   |
|                                                              |                                        |                                                                      | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 500                        |      | 500                        |      | 1000                       |      | ns   |
|                                                              |                                        |                                                                      | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1000                       |      | 1000                       |      | 1000                       |      | ns   |
|                                                              |                                        |                                                                      | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | —                          |      | 1000                       |      | 1000                       |      | ns   |
| SCKp high-/low-level width                                   | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | t <sub>KCY1</sub> /2 – 12  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                                                              |                                        | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | t <sub>KCY1</sub> /2 – 18  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                                                              |                                        | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | t <sub>KCY1</sub> /2 – 38  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                                                              |                                        | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                                                              |                                        | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | t <sub>KCY1</sub> /2 – 100 |      | t <sub>KCY1</sub> /2 – 100 |      | t <sub>KCY1</sub> /2 – 100 |      | ns   |
|                                                              |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | —                          |      | t <sub>KCY1</sub> /2 – 100 |      | t <sub>KCY1</sub> /2 – 100 |      | ns   |
| Slp setup time (to SCKp↑)<br><small>Note 1</small>           | t <sub>SIK1</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 44                         |      | 110                        |      | 110                        |      | ns   |
|                                                              |                                        | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 44                         |      | 110                        |      | 110                        |      | ns   |
|                                                              |                                        | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 75                         |      | 110                        |      | 110                        |      | ns   |
|                                                              |                                        | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 110                        |      | 110                        |      | 110                        |      | ns   |
|                                                              |                                        | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 220                        |      | 220                        |      | 220                        |      | ns   |
|                                                              |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | —                          |      | 220                        |      | 220                        |      | ns   |
| Slp hold time (from SCKp↑) <small>Note 2</small>             | t <sub>SH1</sub>                       | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | 19                         |      | 19                         |      | 19                         |      | ns   |
|                                                              |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                                    |                                   | —                          |      | 19                         |      | 19                         |      | ns   |
| Delay time from SCKp↓ to SOp output<br><small>Note 3</small> | t <sub>KSO1</sub>                      | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V<br>C = 30 pF <small>Note 4</small> |                                   |                            | 25   |                            | 25   |                            | 25   | ns   |
|                                                              |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V<br>C = 30 pF <small>Note 4</small> |                                   |                            | —    |                            | 25   |                            | 25   | ns   |

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,  
n: Channel number (mn = 00 to 03, 10 to 13))

**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**  
**(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                                | Symbol                                 | Conditions                        |                           | HS (high-speed main) Mode      |      | LS (low-speed main) Mode       |      | LV (low-voltage main) Mode     |      | Unit |
|------------------------------------------|----------------------------------------|-----------------------------------|---------------------------|--------------------------------|------|--------------------------------|------|--------------------------------|------|------|
|                                          |                                        |                                   |                           | MIN.                           | MAX. | MIN.                           | MAX. | MIN.                           | MAX. |      |
| SCKp cycle time<br><small>Note 5</small> | t <sub>KCY2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 20 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>             |      | —                              |      | —                              |      | ns   |
|                                          |                                        |                                   | f <sub>MCK</sub> ≤ 20 MHz | 6/f <sub>MCK</sub>             |      | 6/f <sub>MCK</sub>             |      | 6/f <sub>MCK</sub>             |      | ns   |
|                                          |                                        | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 16 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>             |      | —                              |      | —                              |      | ns   |
|                                          |                                        |                                   | f <sub>MCK</sub> ≤ 16 MHz | 6/f <sub>MCK</sub>             |      | 6/f <sub>MCK</sub>             |      | 6/f <sub>MCK</sub>             |      | ns   |
|                                          |                                        | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub><br>and 500  |      | 6/f <sub>MCK</sub><br>and 500  |      | 6/f <sub>MCK</sub><br>and 500  |      | ns   |
|                                          |                                        | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub><br>and 750  |      | 6/f <sub>MCK</sub><br>and 750  |      | 6/f <sub>MCK</sub><br>and 750  |      | ns   |
|                                          |                                        | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub><br>and 1500 |      | 6/f <sub>MCK</sub><br>and 1500 |      | 6/f <sub>MCK</sub><br>and 1500 |      | ns   |
|                                          |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | —                              |      | 6/f <sub>MCK</sub><br>and 1500 |      | 6/f <sub>MCK</sub><br>and 1500 |      | ns   |
| SCKp high-/low-level width               | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 7       |      | t <sub>KCY2</sub> /2 – 7       |      | t <sub>KCY2</sub> /2 – 7       |      | ns   |
|                                          |                                        | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 8       |      | t <sub>KCY2</sub> /2 – 8       |      | t <sub>KCY2</sub> /2 – 8       |      | ns   |
|                                          |                                        | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 18      |      | t <sub>KCY2</sub> /2 – 18      |      | t <sub>KCY2</sub> /2 – 18      |      | ns   |
|                                          |                                        | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 66      |      | t <sub>KCY2</sub> /2 – 66      |      | t <sub>KCY2</sub> /2 – 66      |      | ns   |
|                                          |                                        | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | —                              |      | t <sub>KCY2</sub> /2 – 66      |      | t <sub>KCY2</sub> /2 – 66      |      | ns   |

(Notes, Caution, and Remarks are listed on the next page.)

**(2) I<sup>2</sup>C fast mode****(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                                       | Symbol              | Conditions                               |                                   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-------------------------------------------------|---------------------|------------------------------------------|-----------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                                 |                     |                                          |                                   | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode:<br>f <sub>CLK</sub> ≥ 3.5 MHz | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
|                                                 |                     |                                          | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time when SCLA0 = "L"                      | t <sub>LOW</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
| Hold time when SCLA0 = "H"                      | t <sub>HIGH</sub>   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

&lt;R&gt;

**LVD Detection Voltage of Interrupt & Reset Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                | Symbol | Conditions                                                                                 |                              | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|--------------------------------------------------------------------------------------------|------------------------------|------|------|------|------|
| Interrupt and reset mode | VLVDA0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 0, falling reset voltage |                              | 1.60 | 1.63 | 1.66 | V    |
|                          | VLVDA1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V    |
|                          | VLVDA2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDA3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDB0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage |                              | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDB1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                          | VLVDB2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                          | VLVDB3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|                          | VLVDC0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage |                              | 2.40 | 2.45 | 2.50 | V    |
|                          | VLVDC1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|                          | VLVDC2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|                          | VLVDC3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|                          | VLVDD0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage |                              | 2.70 | 2.75 | 2.81 | V    |
|                          | VLVDD1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDD2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|                          | VLVDD3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

**( $T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ ) (3/5)**

| Items                  | Symbol                  | Conditions                                                                                                                                                                           | MIN.                                                                             | TYP.                        | MAX.                        | Unit |
|------------------------|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------|-----------------------------|------|
| Input voltage,<br>high | $\text{V}_{\text{IH1}}$ | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                                              | $0.8\text{EV}_{\text{DD0}}$ | $\text{EV}_{\text{DD0}}$    | V    |
|                        | $\text{V}_{\text{IH2}}$ | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143                                                                                                | TTL input buffer<br>$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | 2.2                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$3.3\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    | 2.0                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$    | 1.5                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        | $\text{V}_{\text{IH3}}$ | P20 to P27, P150 to P156                                                                                                                                                             | $0.7\text{V}_{\text{DD}}$                                                        |                             | $\text{V}_{\text{DD}}$      | V    |
|                        | $\text{V}_{\text{IH4}}$ | P60 to P63                                                                                                                                                                           | $0.7\text{EV}_{\text{DD0}}$                                                      |                             | 6.0                         | V    |
|                        | $\text{V}_{\text{IH5}}$ | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$                                                                                                                         | $0.8\text{V}_{\text{DD}}$                                                        |                             | $\text{V}_{\text{DD}}$      | V    |
| Input voltage,<br>low  | $\text{V}_{\text{IL1}}$ | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                                              | 0                           | $0.2\text{EV}_{\text{DD0}}$ | V    |
|                        | $\text{V}_{\text{IL2}}$ | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143                                                                                                | TTL input buffer<br>$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | 0                           | 0.8                         | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$3.3\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    | 0                           | 0.5                         | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$    | 0                           | 0.32                        | V    |
|                        | $\text{V}_{\text{IL3}}$ | P20 to P27, P150 to P156                                                                                                                                                             | 0                                                                                |                             | $0.3\text{V}_{\text{DD}}$   | V    |
|                        | $\text{V}_{\text{IL4}}$ | P60 to P63                                                                                                                                                                           | 0                                                                                |                             | $0.3\text{EV}_{\text{DD0}}$ | V    |
|                        | $\text{V}_{\text{IL5}}$ | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$                                                                                                                         | 0                                                                                |                             | $0.2\text{V}_{\text{DD}}$   | V    |

**Caution** The maximum value of  $\text{V}_{\text{IH}}$  of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is  $\text{EV}_{\text{DD0}}$ , even in the N-ch open-drain mode.




**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA =  $-40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ ) (1/2)

| Parameter                | Symbol           | Conditions                |                                     |                                                                                  |                  |                                       | MIN. | TYP. | MAX. | Unit          |
|--------------------------|------------------|---------------------------|-------------------------------------|----------------------------------------------------------------------------------|------------------|---------------------------------------|------|------|------|---------------|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode            | HS (high-speed main) mode<br>Note 5 | $f_{\text{IH}} = 32\text{ MHz}$<br>Note 3                                        | Basic operation  | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 2.3  |      | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 2.3  |      | mA            |
|                          |                  |                           |                                     |                                                                                  | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 5.2  | 9.2  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 5.2  | 9.2  | mA            |
|                          |                  |                           |                                     | $f_{\text{IH}} = 24\text{ MHz}$<br>Note 3                                        | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 4.1  | 7.0  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 4.1  | 7.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{IH}} = 16\text{ MHz}$<br>Note 3                                        | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 3.0  | 5.0  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 3.0  | 5.0  | mA            |
|                          |                  |                           | HS (high-speed main) mode<br>Note 5 | $f_{\text{MX}} = 20\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.4  | 5.9  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 3.6  | 6.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 20\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.4  | 5.9  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 3.6  | 6.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 10\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 10\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 2.1  | 3.5  | mA            |
|                          |                  | Subsystem clock operation |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = -40^\circ\text{C}$      | Normal operation | Square wave input                     |      | 4.8  | 5.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 4.9  | 6.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +25^\circ\text{C}$      | Normal operation | Square wave input                     |      | 4.9  | 5.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 5.0  | 6.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +50^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.0  | 7.6  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 5.1  | 7.7  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +70^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.2  | 9.3  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 5.3  | 9.4  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +85^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.7  | 13.3 | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 5.8  | 13.4 | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +105^\circ\text{C}$     | Normal operation | Square wave input                     |      | 10.0 | 46.0 | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                                  |                  | Resonator connection                  |      | 10.0 | 46.0 | $\mu\text{A}$ |

(Notes and Remarks are listed on the next page.)

**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Points****External System Clock Timing**

## 3.5.2 Serial interface IICA

(T<sub>A</sub> =  $-40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

| Parameter                                       | Symbol              | Conditions                              | HS (high-speed main) Mode |      |           |      | Unit |
|-------------------------------------------------|---------------------|-----------------------------------------|---------------------------|------|-----------|------|------|
|                                                 |                     |                                         | Standard Mode             |      | Fast Mode |      |      |
|                                                 |                     |                                         | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz   | –                         | –    | 0         | 400  | kHz  |
|                                                 |                     | Standard mode: f <sub>CLK</sub> ≥ 1 MHz | 0                         | 100  | –         | –    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> |                                         | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | t <sub>LOW</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | t <sub>HIGH</sub>   |                                         | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> |                                         | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> |                                         | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |


**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.<R> 2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩFast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing

**Remark** n = 0, 1

### 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel                                                      | Reference Voltage                                                          |                                                                      |                                                                          |
|--------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------|--------------------------------------------------------------------------|
|                                                                    | Reference voltage (+) = $AV_{REFP}$<br>Reference voltage (-) = $AV_{REFM}$ | Reference voltage (+) = $V_{DD}$<br>Reference voltage (-) = $V_{SS}$ | Reference voltage (+) = $V_{BGR}$<br>Reference voltage (-) = $AV_{REFM}$ |
| ANI0 to ANI14                                                      | Refer to 3.6.1 (1).                                                        | Refer to 3.6.1 (3).                                                  | Refer to 3.6.1 (4).                                                      |
| ANI16 to ANI26                                                     | Refer to 3.6.1 (2).                                                        |                                                                      |                                                                          |
| Internal reference voltage<br>Temperature sensor output<br>voltage | Refer to 3.6.1 (1).                                                        |                                                                      | —                                                                        |

(1) When reference voltage (+) =  $AV_{REFP}/ANI0$  ( $ADREFP1 = 0$ ,  $ADREFP0 = 1$ ), reference voltage (-) =  $AV_{REFM}/ANI1$  ( $ADREFM = 1$ ), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ )

| Parameter                                      | Symbol     | Conditions                                                                                                                              |                                                 | MIN.                           | TYP. | MAX.        | Unit          |
|------------------------------------------------|------------|-----------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------------|------|-------------|---------------|
| Resolution                                     | RES        |                                                                                                                                         |                                                 | 8                              |      | 10          | bit           |
| Overall error <sup>Note 1</sup>                | AINL       | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>                                                                             | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |                                | 1.2  | $\pm 3.5$   | LSB           |
| Conversion time                                | $t_{CONV}$ | 10-bit resolution<br>Target pin: ANI2 to ANI14                                                                                          | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 2.125                          |      | 39          | $\mu\text{s}$ |
|                                                |            |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 3.1875                         |      | 39          | $\mu\text{s}$ |
|                                                |            |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 17                             |      | 39          | $\mu\text{s}$ |
|                                                |            | 10-bit resolution<br>Target pin: Internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 2.375                          |      | 39          | $\mu\text{s}$ |
|                                                |            |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 3.5625                         |      | 39          | $\mu\text{s}$ |
|                                                |            |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 17                             |      | 39          | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | $E_{ZS}$   | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>                                                                             | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |                                |      | $\pm 0.25$  | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | $E_{FS}$   | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>                                                                             | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |                                |      | $\pm 0.25$  | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>                                                                             | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |                                |      | $\pm 2.5$   | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE        | 10-bit resolution<br>$AV_{REFP} = V_{DD}$ <sup>Note 3</sup>                                                                             | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |                                |      | $\pm 1.5$   | LSB           |
| Analog input voltage                           | $V_{AIN}$  | ANI2 to ANI14                                                                                                                           |                                                 | 0                              |      | $AV_{REFP}$ | V             |
|                                                |            | Internal reference voltage output<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                                 | $V_{BGR}$ <sup>Note 4</sup>    |      |             | V             |
|                                                |            | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                                 | $V_{TMPS25}$ <sup>Note 4</sup> |      |             | V             |

(Notes are listed on the next page.)

(3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) =  $V_{SS}$  (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (–) =  $V_{SS}$ )

| Parameter                                      | Symbol          | Conditions                                                                                                                              |                                              | MIN.                           | TYP. | MAX.       | Unit          |
|------------------------------------------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|--------------------------------|------|------------|---------------|
| Resolution                                     | RES             |                                                                                                                                         |                                              | 8                              |      | 10         | bit           |
| Overall error <sup>Note 1</sup>                | AINL            | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                | 1.2  | $\pm 7.0$  | LSB           |
| Conversion time                                | $t_{CONV}$      | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26                                                                       | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125                          |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875                         |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
|                                                |                 | 10-bit resolution<br>Target pin: Internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375                          |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625                         |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub> | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub> | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE             | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 4.0$  | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE             | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 2.0$  | LSB           |
| Analog input voltage                           | $V_{AIN}$       | ANI0 to ANI14                                                                                                                           |                                              | 0                              |      | $V_{DD}$   | V             |
|                                                |                 | ANI16 to ANI26                                                                                                                          |                                              | 0                              |      | $EV_{DD0}$ | V             |
|                                                |                 | Internal reference voltage output<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                              | $V_{BGR}$ <sup>Note 3</sup>    |      |            | V             |
|                                                |                 | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                              | $V_{TMPS25}$ <sup>Note 3</sup> |      |            | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

## 4. PACKAGE DRAWINGS

### 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP  
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP  
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP  
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP  
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12            |



©2012 Renesas Electronics Corporation. All rights reserved.