



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gdfb-50

Table 1-1. List of Ordering Part Numbers

(1/12)

Pin count	Package	Data flash	Fields of Application ^{Note}	Ordering Part Number
20 pins	20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	Mounted	A	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0, R5F1006EASP#V0 R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0, R5F1006EASP#X0 R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0, R5F1006EDSP#V0 R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0, R5F1006EDSP#X0 R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0, R5F1006EGSP#V0 R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0, R5F1006EGSP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0, R5F1006EDSP#V0 R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0, R5F1006EDSP#X0 R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0, R5F1006EGSP#V0 R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0, R5F1006EGSP#X0
			G	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0, R5F1016EASP#V0 R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0, R5F1016EASP#X0 R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0, R5F1016EDSP#V0 R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0, R5F1016EDSP#X0
		Not mounted	A	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0, R5F1016EASP#V0 R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0, R5F1016EASP#X0 R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0, R5F1016EDSP#V0 R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0, R5F1016EDSP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0, R5F1016EDSP#V0 R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0, R5F1016EDSP#X0
			G	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0, R5F1007EANA#U0 R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0, R5F1007EANA#W0 R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0, R5F1007EDNA#U0 R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0, R5F1007EDNA#W0 R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0, R5F1007EGNA#U0 R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0, R5F1007EGNA#W0
		Not mounted	A	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0, R5F1017EANA#U0 R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0, R5F1017EANA#W0 R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0, R5F1017EDNA#U0 R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0, R5F1017EDNA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0, R5F1017EDNA#U0 R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0, R5F1017EDNA#W0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(10/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			D	R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			G	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJD FA#V0, R5F101MK DFA#V0, R5F101MLD FA#V0 R5F101MF DFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJD FA#X0, R5F101MK DFA#X0, R5F101MLD FA#X0 R5F101MFG FA#V0, R5F101MGG FA#V0, R5F101MHG FA#V0, R5F101MJG FA#V0 R5F101MFG FA#X0, R5F101MGG FA#X0, R5F101MHG FA#X0, R5F101MJG FA#X0
		Not mounted	A	R5F101MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			D	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			G	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0


Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.5.2 24-pin products



1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin										
	R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx									
Code flash memory (KB)	16 to 192		16 to 512		16 to 512		32 to 512		32 to 512										
Data flash memory (KB)	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—									
RAM (KB)	2 to 16 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}										
Address space	1 MB																		
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz																		
Low-speed on-chip oscillator	15 kHz (TYP.)																		
General-purpose registers	(8-bit register × 8) × 4 banks																		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)																		
Instruction set	<ul style="list-style-type: none"> Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 																		
I/O port	Total	36	40	44	48	58													
	CMOS I/O	28 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	31 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	34 (N-ch O.D. I/O [V_{DD} withstand voltage]: 11)	38 (N-ch O.D. I/O [V_{DD} withstand voltage]: 13)	48 (N-ch O.D. I/O [V_{DD} withstand voltage]: 15)													
	CMOS input	5	5	5	5	5													
	CMOS output	—	—	1	1	1													
	N-ch O.D. I/O (withstand voltage: 6 V)	3	4	4	4	4													
Timer	16-bit timer	8 channels																	
	Watchdog timer	1 channel																	
	Real-time clock (RTC)	1 channel																	
	12-bit interval timer (IT)	1 channel																	
	Timer output	4 channels (PWM outputs: 3 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	5 channels (PWM outputs: 4 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	8 channels (PWM outputs: 7 ^{Note2})															
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)																	

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

[80-pin, 100-pin, 128-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	80-pin		100-pin		128-pin										
	R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx									
Code flash memory (KB)	96 to 512		96 to 512		192 to 512										
Data flash memory (KB)	8	—	8	—	8	—									
RAM (KB)	8 to 32 ^{Note 1}		8 to 32 ^{Note 1}		16 to 32 ^{Note 1}										
Address space	1 MB														
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)													
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)													
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz														
Low-speed on-chip oscillator	15 kHz (TYP.)														
General-purpose register	(8-bit register × 8) × 4 banks														
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation)														
	0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation)														
	30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)														
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 														
I/O port	Total	74	92	120											
	CMOS I/O	64 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 21)	82 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 24)	110 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 25)											
	CMOS input	5	5	5											
	CMOS output	1	1	1											
	N-ch O.D. I/O (withstand voltage: 6 V)	4	4	4											
Timer	16-bit timer	12 channels	12 channels	16 channels											
	Watchdog timer	1 channel	1 channel	1 channel											
	Real-time clock (RTC)	1 channel	1 channel	1 channel											
	12-bit interval timer (IT)	1 channel	1 channel	1 channel											
	Timer output	12 channels (PWM outputs: 10 ^{Note 2})	12 channels (PWM outputs: 10 ^{Note 2})	16 channels (PWM outputs: 14 ^{Note 2})											
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)													

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H

R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2.3 DC Characteristics

2.3.1 Pin characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	I_{OH1}	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-10.0 ^{Note 2}	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%$ ^{Note 3})	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-55.0	mA
			$2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$		-10.0	mA
			$1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$		-5.0	mA
			$1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$		-2.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3})	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-80.0	mA
			$2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$		-19.0	mA
			$1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$		-10.0	mA
			$1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$		-5.0	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-135.0 ^{Note 4}	mA
	I_{OH2}	Per pin for P20 to P27, P150 to P156	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-0.1 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-1.5	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0} , EV_{DD1} , V_{DD} pins to an output pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

4. The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA .

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz
LS (low-speed main) mode:	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz
	LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz
 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

Note The following conditions are required for low voltage interface when $\text{EV}_{\text{DD}0} < \text{V}_{\text{DD}}$

$1.8 \text{ V} \leq \text{EV}_{\text{DD}0} < 2.7 \text{ V}$: MIN. 125 ns


$1.6 \text{ V} \leq \text{EV}_{\text{DD}0} < 1.8 \text{ V}$: MIN. 250 ns

Remark f_{MCK} : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation



(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	t _{KCY1}	$t_{KCY1} \geq 4/f_{CLK}$	2.7 V $\leq EV_{DD0} \leq 5.5$ V	125		500		1000		ns
			2.4 V $\leq EV_{DD0} \leq 5.5$ V	250		500		1000		ns
			1.8 V $\leq EV_{DD0} \leq 5.5$ V	500		500		1000		ns
			1.7 V $\leq EV_{DD0} \leq 5.5$ V	1000		1000		1000		ns
			1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		1000		1000		ns
SCKp high-/low-level width	t _{Kh1} , t _{kl1}	4.0 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 12		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 18		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 38		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		ns	
Slp setup time (to SCKp↑) <small>Note 1</small>	t _{SIK1}	4.0 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	75		110		110		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	110		110		110		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	220		220		220		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		220		220		ns	
Slp hold time (from SCKp↑) <small>Note 2</small>	t _{ksi1}	1.7 V $\leq EV_{DD0} \leq 5.5$ V	19		19		19		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		19		19		ns	
Delay time from SCKp↓ to SOp output <small>Note 3</small>	t _{ks01}	1.7 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF ^{Note 4}		25		25		25	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF ^{Note 4}		—		25		25	ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <small>Note 5</small>	t _{KCY2}	4.0 V ≤ EV _{DD0} ≤ 5.5 V	20 MHz < f _{MCK}	8/f _{MCK}	—	—	—	—	—	ns
			f _{MCK} ≤ 20 MHz	6/f _{MCK}	—	6/f _{MCK}	—	6/f _{MCK}	—	ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V	16 MHz < f _{MCK}	8/f _{MCK}	—	—	—	—	—	ns
			f _{MCK} ≤ 16 MHz	6/f _{MCK}	—	6/f _{MCK}	—	6/f _{MCK}	—	ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 500	—	6/f _{MCK} and 500	—	6/f _{MCK} and 500	—	ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 750	—	6/f _{MCK} and 750	—	6/f _{MCK} and 750	—	ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	ns
SCKp high-/low-level width		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—	—	6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	ns
	t _{KL2} , t _{KH2}	4.0 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 7	—	t _{KCY2} /2 – 7	—	t _{KCY2} /2 – 7	—	ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 8	—	t _{KCY2} /2 – 8	—	t _{KCY2} /2 – 8	—	ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 18	—	t _{KCY2} /2 – 18	—	t _{KCY2} /2 – 18	—	ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	ns
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—	—	t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	ns

(Notes, Caution, and Remarks are listed on the next page.)

(2) I²C fast mode $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		100		100		100		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		100		100		100		μs
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0	0.9	0	0.9	0	0.9	μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

<R> 2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

LVD Detection Voltage of Interrupt & Reset Mode($T_A = -40$ to $+85^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V_{LVDA0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 0$, falling reset voltage	Rising release reset voltage	1.60	1.63	1.66	V
	V_{LVDA1}		Falling interrupt voltage	1.74	1.77	1.81	V
	V_{LVDA2}		Rising release reset voltage	1.84	1.88	1.91	V
	V_{LVDA3}		Falling interrupt voltage	1.80	1.84	1.87	V
	V_{LVDB0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 1$, falling reset voltage	Rising release reset voltage	2.86	2.92	2.97	V
	V_{LVDB1}		Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVDB2}		Rising release reset voltage	1.94	1.98	2.02	V
	V_{LVDB3}		Falling interrupt voltage	1.90	1.94	1.98	V
	V_{LVDC0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 0$, falling reset voltage	Rising release reset voltage	2.05	2.09	2.13	V
	V_{LVDC1}		Falling interrupt voltage	2.00	2.04	2.08	V
	V_{LVDC2}		Rising release reset voltage	3.07	3.13	3.19	V
	V_{LVDC3}		Falling interrupt voltage	3.00	3.06	3.12	V
	V_{LVDD0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 1$, falling reset voltage	Rising release reset voltage	2.40	2.45	2.50	V
	V_{LVDD1}		Falling interrupt voltage	2.56	2.61	2.66	V
	V_{LVDD2}		Rising release reset voltage	2.50	2.55	2.60	V
	V_{LVDD3}		Falling interrupt voltage	2.66	2.71	2.76	V
	V_{LVDD0}		Rising release reset voltage	2.60	2.65	2.70	V
	V_{LVDD1}		Falling interrupt voltage	3.68	3.75	3.82	V
	V_{LVDD2}		Rising release reset voltage	3.60	3.67	3.74	V
	V_{LVDD3}		Falling interrupt voltage	2.96	3.02	3.08	V

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	2.2		EV _{DD0}	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60 to P63		0.7EV _{DD0}		6.0	V
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLKS, RESET		0.8V _{DD}		V _{DD}	V
Input voltage, low	V _{IL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD0}	V
	V _{IL2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	0		0.32	V
	V _{IL3}	P20 to P27, P150 to P156		0		0.3V _{DD}	V
	V _{IL4}	P60 to P63		0		0.3EV _{DD0}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		0.2V _{DD}	V

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)


Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I_{DD1}	Operating mode	HS (high-speed main) mode Note 5	$f_{IH} = 32 \text{ MHz}$ ^{Note 3}	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	9.2	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		5.2	9.2	mA
				$f_{IH} = 24 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	7.0	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		4.1	7.0	mA
		HS (high-speed main) mode Note 5	$f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
				Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9		μA
				Normal operation	Resonator connection		4.9	6.0		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9		μA
				Normal operation	Resonator connection		5.0	6.0		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6		μA
				Normal operation	Resonator connection		5.1	7.7		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3		μA
				Normal operation	Resonator connection		5.3	9.4		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3		μA
				Normal operation	Resonator connection		5.8	13.4		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +105^\circ\text{C}$	Normal operation	Square wave input		10.0	46.0		μA
				Normal operation	Resonator connection		10.0	46.0		μA

(Notes and Remarks are listed on the next page.)


Minimum Instruction Execution Time during Main System Clock Operation



AC Timing Test Points



External System Clock Timing



3.5.2 Serial interface IICA

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit	
			Standard Mode		Fast Mode			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f_{SCL}	Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$	—	—	0	400	kHz	
		Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	0	100	—	—	kHz	
Setup time of restart condition	$t_{SU:STA}$		4.7		0.6		μs	
Hold time ^{Note 1}	$t_{HD:STA}$		4.0		0.6		μs	
Hold time when SCLA0 = "L"	t_{LOW}		4.7		1.3		μs	
Hold time when SCLA0 = "H"	t_{HIGH}		4.0		0.6		μs	
Data setup time (reception)	$t_{SU:DAT}$		250		100		ns	
Data hold time (transmission) ^{Note 2}	$t_{HD:DAT}$		0	3.45	0	0.9	μs	
Setup time of stop condition	$t_{SU:STO}$		4.0		0.6		μs	
Bus-free time	t_{BUF}		4.7		1.3		μs	

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1} , I_{OL1} , V_{OH1} , V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$
 Fast mode: $C_b = 320 \text{ pF}$, $R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark $n = 0, 1$

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage		
	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI26	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1).		—

- (1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AVREFP = VDD ^{Note 3}	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tCONV	10-bit resolution Target pin: ANI2 to ANI14	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
			2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
			2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AVREFP = VDD ^{Note 3}	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AVREFP = VDD ^{Note 3}	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AVREFP = VDD ^{Note 3}	2.4 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution AVREFP = VDD ^{Note 3}	2.4 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			VBGR ^{Note 4}		V
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			VTMPS25 ^{Note 4}		V

(Notes are listed on the next page.)

- (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	t _{CONV}	10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI26	2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39	μs
		2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs	
		10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.7 V ≤ V _{DD} ≤ 5.5 V	3.5625		39	μs
		2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs	
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
Analog input voltage	V _{AIN}	ANI0 to ANI14		0		V _{DD}	V
		ANI16 to ANI26		0		EV _{DD0}	V
		Internal reference voltage output (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)			V _{BGR} ^{Note 3}		V
		Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)			V _{TMP525} ^{Note 3}		V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. PACKAGE DRAWINGS

4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-0300-0.65	PLSP0020JC-A	S20MC-65-5A4-3	0.12



©2012 Renesas Electronics Corporation. All rights reserved.