




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 34                                                                                                                                                                            |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 8K x 8                                                                                                                                                                        |
| RAM Size                   | 12K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 48-LFQFP (7x7)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ggafb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ggafb-v0</a> |

Table 1-1. List of Ordering Part Numbers

(3/12)

| Pin count | Package                                          | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|--------------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 36 pins   | 36-pin plastic WFLGA<br>(4 × 4 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0<br>R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0<br>R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0<br>R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0                                                                                                                                                                                                                                                                                                     |
|           |                                                  | Not mounted | A                             | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0<br>R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 40 pins   | 40-pin plastic HWQFN<br>(6 × 6 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0<br>R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0<br>R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0<br>R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0<br>R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0<br>R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 |
|           |                                                  | Not mounted | A                             | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0<br>R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0<br>R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0<br>R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0                                                                                                                                                                                                                                     |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(5/12)

| Pin count | Package                                       | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                             |
|-----------|-----------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 48 pins   | 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0<br>R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 |
|           |                                               |             | D                             | R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0<br>R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 |
|           |                                               |             | G                             | R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0<br>R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0                                                                 |
|           |                                               | Not mounted | A                             | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0<br>R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 |
|           |                                               |             | D                             | R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0<br>R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(8/12)


| Pin count | Package                                            | Data flash  | Fields of Application <sup>Note</sup> | Ordering Part Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------|----------------------------------------------------|-------------|---------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 64 pins   | 64-pin plastic LQFP<br>(12 × 12 mm, 0.65 mm pitch) | Mounted     | A                                     | R5F100LCAFA#V0, R5F100LDAFA#V0,<br>R5F100LEAFA#V0, R5F100LFAFA#V0,<br>R5F100LGAFA#V0, R5F100LHAFA#V0,<br>R5F100LJFAFA#V0, R5F100LKFAFA#V0, R5F100LLAFA#V0<br>R5F100LCAFA#X0, R5F100LDAFA#X0,<br>R5F100LEAFA#X0, R5F100LFAFA#X0,<br>R5F100LGAFA#X0, R5F100LHAFA#X0,<br>R5F100LJFAFA#X0, R5F100LKFAFA#X0, R5F100LLAFA#X0<br>R5F100LCDFA#V0, R5F100LDDFA#V0,<br>R5F100LEDFA#V0, R5F100LFDFA#V0,<br>R5F100LGDAFA#V0, R5F100LHDAFA#V0,<br>R5F100LJDAFA#V0, R5F100LKDAFA#V0, R5F100LLDAFA#V0<br>R5F100LCDFA#X0, R5F100LDDFA#X0,<br>R5F100LEDFA#X0, R5F100LFDFA#X0,<br>R5F100LGDAFA#X0, R5F100LHDAFA#X0,<br>R5F100LJDAFA#X0, R5F100LKDAFA#X0, R5F100LLDAFA#X0<br>R5F100LCGFA#V0, R5F100LDGFA#V0,<br>R5F100LEGFA#V0, R5F100LFGFA#V0<br>R5F100LCGFA#X0, R5F100LDGFA#X0,<br>R5F100LEGFA#X0, R5F100LFGFA#X0<br>R5F100LGGFA#V0, R5F100LHGFA#V0,<br>R5F100LJGFA#V0<br>R5F100LGGFA#X0, R5F100LHGFA#X0,<br>R5F100LJGFA#X0 |
|           |                                                    | Not mounted | A                                     | R5F101LCAFA#V0, R5F101LDAFA#V0,<br>R5F101LEAFA#V0, R5F101LFAFA#V0,<br>R5F101LGAFA#V0, R5F101LHAFA#V0,<br>R5F101LJFAFA#V0, R5F101LKFAFA#V0, R5F101LLAFA#V0<br>R5F101LCAFA#X0, R5F101LDAFA#X0,<br>R5F101LEAFA#X0, R5F101LFAFA#X0,<br>R5F101LGAFA#X0, R5F101LHAFA#X0,<br>R5F101LJFAFA#X0, R5F101LKFAFA#X0, R5F101LLAFA#X0<br>R5F101LCDFA#V0, R5F101LDDFA#V0,<br>R5F101LEDFA#V0, R5F101LFDFA#V0,<br>R5F101LGDAFA#V0, R5F101LHDAFA#V0,<br>R5F101LJDAFA#V0, R5F101LKDAFA#V0, R5F101LLDAFA#V0<br>R5F101LCDFA#X0, R5F101LDDFA#X0,<br>R5F101LEDFA#X0, R5F101LFDFA#X0,<br>R5F101LGDAFA#X0, R5F101LHDAFA#X0,<br>R5F101LJDAFA#X0, R5F101LKDAFA#X0, R5F101LLDAFA#X0                                                                                                                                                                                                                                                     |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.3.10 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.


- 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.7 40-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.12 80-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (3/5)

| Items               | Symbol           | Conditions                                                                                                                                                               | MIN.                                                  | TYP.                 | MAX.                 | Unit |
|---------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|----------------------|----------------------|------|
| Input voltage, high | V <sub>IH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer                                   | 0.8EV <sub>DD0</sub> | EV <sub>DD0</sub>    | V    |
|                     | V <sub>IH2</sub> | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143                                                                                          | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 2.2                  | EV <sub>DD0</sub>    | V    |
|                     |                  |                                                                                                                                                                          | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 2.0                  | EV <sub>DD0</sub>    | V    |
|                     |                  |                                                                                                                                                                          | TTL input buffer<br>1.6 V ≤ EV <sub>DD0</sub> < 3.3 V | 1.5                  | EV <sub>DD0</sub>    | V    |
|                     | V <sub>IH3</sub> | P20 to P27, P150 to P156                                                                                                                                                 | 0.7V <sub>DD</sub>                                    |                      | V <sub>DD</sub>      | V    |
|                     | V <sub>IH4</sub> | P60 to P63                                                                                                                                                               | 0.7EV <sub>DD0</sub>                                  |                      | 6.0                  | V    |
|                     | V <sub>IH5</sub> | P121 to P124, P137, EXCLK, EXCLKS, RESET                                                                                                                                 | 0.8V <sub>DD</sub>                                    |                      | V <sub>DD</sub>      | V    |
| Input voltage, low  | V <sub>IL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer                                   | 0                    | 0.2EV <sub>DD0</sub> | V    |
|                     | V <sub>IL2</sub> | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143                                                                                          | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                    | 0.8                  | V    |
|                     |                  |                                                                                                                                                                          | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 0                    | 0.5                  | V    |
|                     |                  |                                                                                                                                                                          | TTL input buffer<br>1.6 V ≤ EV <sub>DD0</sub> < 3.3 V | 0                    | 0.32                 | V    |
|                     | V <sub>IL3</sub> | P20 to P27, P150 to P156                                                                                                                                                 | 0                                                     |                      | 0.3V <sub>DD</sub>   | V    |
|                     | V <sub>IL4</sub> | P60 to P63                                                                                                                                                               | 0                                                     |                      | 0.3EV <sub>DD0</sub> | V    |
|                     | V <sub>IL5</sub> | P121 to P124, P137, EXCLK, EXCLKS, RESET                                                                                                                                 | 0                                                     |                      | 0.2V <sub>DD</sub>   | V    |

**Caution** The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter     | Symbol | Conditions   |                                                                      | HS (high-speed main) Mode |                   | LS (low-speed main) Mode |                   | LV (low-voltage main) Mode |                   | Unit |
|---------------|--------|--------------|----------------------------------------------------------------------|---------------------------|-------------------|--------------------------|-------------------|----------------------------|-------------------|------|
|               |        |              |                                                                      | MIN.                      | MAX.              | MIN.                     | MAX.              | MIN.                       | MAX.              |      |
| Transfer rate |        | Transmission | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V |                           | <b>Note 1</b>     |                          | <b>Note 1</b>     |                            | <b>Note 1</b>     | bps  |
|               |        |              |                                                                      |                           | 2.8<br>Note 2     |                          | 2.8<br>Note 2     |                            | 2.8<br>Note 2     | Mbps |
|               |        |              | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V |                           | <b>Note 3</b>     |                          | <b>Note 3</b>     |                            | <b>Note 3</b>     | bps  |
|               |        |              |                                                                      |                           | 1.2<br>Note 4     |                          | 1.2<br>Note 4     |                            | 1.2<br>Note 4     | Mbps |
|               |        |              | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V |                           | <b>Notes 5, 6</b> |                          | <b>Notes 5, 6</b> |                            | <b>Notes 5, 6</b> | bps  |
|               |        |              |                                                                      |                           | 0.43<br>Note 7    |                          | 0.43<br>Note 7    |                            | 0.43<br>Note 7    | Mbps |

**Notes 1.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD0</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

3. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV<sub>DD0</sub> < 4.0 V and 2.3 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
5. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.
6. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V ≤ EV<sub>DD0</sub> < 3.3 V and 1.6 V ≤ V<sub>b</sub> ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the Rx<sub>Dq</sub> pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the Tx<sub>Dq</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel                                                      | Reference Voltage                                                                        |                                                                                    |                                                                                        |
|--------------------------------------------------------------------|------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
|                                                                    | Reference voltage (+) = AV <sub>REFP</sub><br>Reference voltage (-) = AV <sub>REFM</sub> | Reference voltage (+) = V <sub>DD</sub><br>Reference voltage (-) = V <sub>SS</sub> | Reference voltage (+) = V <sub>BGR</sub><br>Reference voltage (-) = AV <sub>REFM</sub> |
| ANI0 to ANI14                                                      | Refer to 2.6.1 (1).                                                                      | Refer to 2.6.1 (3).                                                                | Refer to 2.6.1 (4).                                                                    |
| ANI16 to ANI26                                                     | Refer to 2.6.1 (2).                                                                      |                                                                                    |                                                                                        |
| Internal reference voltage<br>Temperature sensor output<br>voltage | Refer to 2.6.1 (1).                                                                      |                                                                                    | –                                                                                      |

(1) When reference voltage (+) = AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ AV<sub>REFP</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)

| Parameter                                      | Symbol            | Conditions                                                                                                                                    | MIN.                                                 | TYP.                                  | MAX.               | Unit |
|------------------------------------------------|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|---------------------------------------|--------------------|------|
| Resolution                                     | RES               |                                                                                                                                               | 8                                                    |                                       | 10                 | bit  |
| Overall error <sup>Note 1</sup>                | AINL              | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   | 1.2                                   | ±3.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> | 1.2                                   | ±7.0               | LSB  |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: ANI2 to ANI14                                                                                                | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.125                                 | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.1875                                | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 17                                    | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 57                                    | 95                 | μs   |
|                                                |                   | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor<br>output voltage<br>(HS (high-speed main)<br>mode) | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.375                                 | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.5625                                | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 17                                    | 39                 | μs   |
|                                                |                   |                                                                                                                                               |                                                      |                                       |                    |      |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>   | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |                                       | ±0.25              | %FSR |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |                                       | ±0.50              | %FSR |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub>   | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |                                       | ±0.25              | %FSR |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |                                       | ±0.50              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |                                       | ±2.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |                                       | ±5.0               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |                                       | ±1.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |                                       | ±2.0               | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  | ANI2 to ANI14                                                                                                                                 | 0                                                    |                                       | AV <sub>REFP</sub> | V    |
|                                                |                   | Internal reference voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                                    |                                                      | V <sub>BGR</sub> <sup>Note 5</sup>    |                    | V    |
|                                                |                   | Temperature sensor output voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                             |                                                      | V <sub>TMPS25</sub> <sup>Note 5</sup> |                    | V    |

(Notes are listed on the next page.)

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ ) (2/5)**

| Items                                         | Symbol    | Conditions                                                                                                                                                                                                | MIN.                                           | TYP. | MAX.                   | Unit |
|-----------------------------------------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|------|------------------------|------|
| Output current,<br>$I_{OL}$ <sup>Note 1</sup> | $I_{OL1}$ | Per pin for P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106,<br>P110 to P117, P120, P125 to P127,<br>P130, P140 to P147 |                                                |      | 8.5 <sup>Note 2</sup>  | mA   |
|                                               |           | Per pin for P60 to P63                                                                                                                                                                                    |                                                |      | 15.0 <sup>Note 2</sup> | mA   |
|                                               |           | Total of P00 to P04, P07, P32 to<br>P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to P145<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )                                             | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|                                               |           |                                                                                                                                                                                                           | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$    |      | 15.0                   | mA   |
|                                               |           |                                                                                                                                                                                                           | $2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$    |      | 9.0                    | mA   |
|                                               |           | Total of P05, P06, P10 to P17, P30,<br>P31, P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100, P101, P110 to P117, P146,<br>P147<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )       | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|                                               |           |                                                                                                                                                                                                           | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$    |      | 35.0                   | mA   |
|                                               |           |                                                                                                                                                                                                           | $2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$    |      | 20.0                   | mA   |
|                                               |           | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )                                                                                                                                           |                                                |      | 80.0                   | mA   |
|                                               | $I_{OL2}$ | Per pin for P20 to P27, P150 to P156                                                                                                                                                                      |                                                |      | 0.4 <sup>Note 2</sup>  | mA   |
|                                               |           | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )                                                                                                                                           | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$   |      | 5.0                    | mA   |

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the  $EV_{SS0}$ ,  $EV_{SS1}$  and  $V_{SS}$  pin.

2. Do not exceed the total current value.

3. Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to  $n\%$ ).

- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 80\%$  and  $I_{OL} = 10.0\text{ mA}$

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ ) (3/5)**




| Items                  | Symbol                  | Conditions                                                                                                                                                                           | MIN.                                                                             | TYP.                        | MAX.                        | Unit |
|------------------------|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------|-----------------------------|------|
| Input voltage,<br>high | $\text{V}_{\text{IH1}}$ | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                                              | $0.8\text{EV}_{\text{DD0}}$ | $\text{EV}_{\text{DD0}}$    | V    |
|                        | $\text{V}_{\text{IH2}}$ | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143                                                                                                | TTL input buffer<br>$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | 2.2                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$3.3\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    | 2.0                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$    | 1.5                         | $\text{EV}_{\text{DD0}}$    | V    |
|                        | $\text{V}_{\text{IH3}}$ | P20 to P27, P150 to P156                                                                                                                                                             | $0.7\text{V}_{\text{DD}}$                                                        |                             | $\text{V}_{\text{DD}}$      | V    |
|                        | $\text{V}_{\text{IH4}}$ | P60 to P63                                                                                                                                                                           | $0.7\text{EV}_{\text{DD0}}$                                                      |                             | 6.0                         | V    |
|                        | $\text{V}_{\text{IH5}}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET                                                                                                                                             | $0.8\text{V}_{\text{DD}}$                                                        |                             | $\text{V}_{\text{DD}}$      | V    |
| Input voltage,<br>low  | $\text{V}_{\text{IL1}}$ | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                                              | 0                           | $0.2\text{EV}_{\text{DD0}}$ | V    |
|                        | $\text{V}_{\text{IL2}}$ | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143                                                                                                | TTL input buffer<br>$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | 0                           | 0.8                         | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$3.3\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    | 0                           | 0.5                         | V    |
|                        |                         |                                                                                                                                                                                      | TTL input buffer<br>$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$    | 0                           | 0.32                        | V    |
|                        | $\text{V}_{\text{IL3}}$ | P20 to P27, P150 to P156                                                                                                                                                             | 0                                                                                |                             | $0.3\text{V}_{\text{DD}}$   | V    |
|                        | $\text{V}_{\text{IL4}}$ | P60 to P63                                                                                                                                                                           | 0                                                                                |                             | $0.3\text{EV}_{\text{DD0}}$ | V    |
|                        | $\text{V}_{\text{IL5}}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET                                                                                                                                             | 0                                                                                |                             | $0.2\text{V}_{\text{DD}}$   | V    |


**Caution** The maximum value of  $\text{V}_{\text{IH}}$  of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is  $\text{EV}_{\text{DD0}}$ , even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator and subsystem clock are stopped.
  4. When high-speed system clock and subsystem clock are stopped.
  5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$
  8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$

**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Points****External System Clock Timing**

**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number (mn = 00))
  4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.



**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions                                                                                                                                                                 | HS (high-speed main) Mode                         |      | Unit |
|-------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|------|------|
|                               |                     |                                                                                                                                                                            | MIN.                                              | MAX. |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | $1/f_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | $1/f_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | $1/f_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | $1/f_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $1/f_{\text{MCK}} + 570$<br><small>Note 2</small> |      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 0                                                 | 770  | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 0                                                 | 770  | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 0                                                 | 1420 | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 0                                                 | 1420 | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 0                                                 | 1215 | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{\text{MCK}}/4$ .2. Set the  $f_{\text{MCK}}$  value to keep the hold time of  $\text{SCLr} = \text{"L"}$  and  $\text{SCLr} = \text{"H"}$ .

**Caution** Select the TTL input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SDAr}$  pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SCLr}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .


4. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

## 4. PACKAGE DRAWINGS

### 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP  
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP  
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP  
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP  
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12            |




#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

## 4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA  
 R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA  
 R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA  
 R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA  
 R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA

| JEITA Package code | RENESAS code | Previous code  | MASS(TYP.)[g] |
|--------------------|--------------|----------------|---------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-3 | 0.04          |



| Rev. | Date         | Description |                                                                                                                                                      |
|------|--------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------|
|      |              | Page        | Summary                                                                                                                                              |
| 3.00 | Aug 02, 2013 | 81          | Modification of figure of AC Timing Test Points                                                                                                      |
|      |              | 81          | Modification of description and note 3 in (1) During communication at same potential (UART mode)                                                     |
|      |              | 83          | Modification of description in (2) During communication at same potential (CSI mode)                                                                 |
|      |              | 84          | Modification of description in (3) During communication at same potential (CSI mode)                                                                 |
|      |              | 85          | Modification of description in (4) During communication at same potential (CSI mode) (1/2)                                                           |
|      |              | 86          | Modification of description in (4) During communication at same potential (CSI mode) (2/2)                                                           |
|      |              | 88          | Modification of table in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (1/2)                                         |
|      |              | 89          | Modification of table and caution in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)                             |
|      |              | 91          | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)                            |
|      |              | 92, 93      | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                             |
|      |              | 94          | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                                     |
|      |              | 95          | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2)                                                      |
|      |              | 96          | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2)                                          |
|      |              | 97          | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)                                               |
|      |              | 98          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)                          |
|      |              | 99          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                          |
|      |              | 100         | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                                     |
|      |              | 102         | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)                                               |
|      |              | 103         | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)                                   |
|      |              | 106         | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)                      |
|      |              | 107         | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2) |
|      |              | 109         | Addition of (1) I <sup>2</sup> C standard mode                                                                                                       |
|      |              | 111         | Addition of (2) I <sup>2</sup> C fast mode                                                                                                           |
|      |              | 112         | Addition of (3) I <sup>2</sup> C fast mode plus                                                                                                      |
|      |              | 112         | Modification of IICA serial transfer timing                                                                                                          |
|      |              | 113         | Addition of table in 2.6.1 A/D converter characteristics                                                                                             |
|      |              | 113         | Modification of description in 2.6.1 (1)                                                                                                             |
|      |              | 114         | Modification of notes 3 to 5 in 2.6.1 (1)                                                                                                            |
|      |              | 115         | Modification of description and notes 2, 4, and 5 in 2.6.1 (2)                                                                                       |
|      |              | 116         | Modification of description and notes 3 and 4 in 2.6.1 (3)                                                                                           |
|      |              | 117         | Modification of description and notes 3 and 4 in 2.6.1 (4)                                                                                           |