

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XFI

| Product Status | Discontinued at Digi-Key |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 12K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LFQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ggdfb-30 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | 1 | -1 | T | (7/12) |
|--------------|---------------------------------|---------------|--------------------------|--|
| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
| 52 pins | 52-pin plastic LQFP (10 × 10 | Mounted | A | R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, |
| | mm, 0.65 mm | | | R5F100JJAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 |
| | pitch) | | | R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0, |
| | | | | R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, |
| | | | | R5F100JJAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 |
| | | | D | R5F100JCDFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, |
| | | | | R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, |
| | | | | R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 |
| | | | | R5F100JCDFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, |
| | | | | R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, |
| | | | | R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 |
| | | | G | R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, |
| | | | | R5F100JFGFA#V0,R5F100JGGFA#V0,R5F100JHGFA#V0, |
| | | | | R5F100JJGFA#V0 |
| | | | | R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, |
| | | | | R5F100JFGFA#X0,R5F100JGGFA#X0, R5F100JHGFA#X0, |
| | | | | R5F100JJGFA#X0 |
| | | Not | А | R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0, |
| | | mounted | | R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, |
| | | | | R5F101JJAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 |
| | | | | R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0, |
| | | | | R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, |
| | | | | R5F101JJAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 |
| | | | D | R5F101JCDFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, |
| | | | | R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, |
| | | | | R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 |
| | | | | R5F101JCDFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, |
| | | | | R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, |
| | | | | R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



| Table 1-1. | List of Ordering Part Nu | umbers |
|------------|--------------------------|--------|
|------------|--------------------------|--------|

| | | | | (12/12) |
|-----------|--|----------------|--|---|
| Pin count | Package | Data flash | Fields of Application ^{Note} | Ordering Part Number |
| 128 pins | 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch) | Mounted | A | R5F100SHAFB#V0, R5F100SJAFB#V0, R5F100SKAFB#V0, R5F100SLAFB#V0 R5F100SHAFB#X0, R5F100SJAFB#X0, R5F100SKAFB#X0, R5F100SLAFB#X0 R5F100SHDFB#V0, R5F100SJDFB#V0, R5F100SKDFB#V0, R5F100SLDFB#V0 R5F100SKDFB#X0, R5F100SJDFB#X0, R5F100SKDFB#X0, R5F100SLDFB#X0 |
| | | Not mounted | D | R5F101SHAFB#V0, R5F101SJAFB#V0, R5F101SKAFB#V0, R5F101SLAFB#V0 R5F101SHAFB#X0, R5F101SJAFB#X0, R5F101SKAFB#X0, R5F101SLAFB#X0 R5F101SHDFB#V0, R5F101SJDFB#V0, R5F101SKDFB#V0, R5F101SLDFB#V0, R5F101SHDFB#X0, R5F101SLDFB#X0, R5F101SKDFB#X0, R5F101SLDFB#X0 |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.12 80-pin products

- 80-pin plastic LQFP (14 \times 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Cautions 1. Make EVsso pin the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDD0 pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{SS} and EV_{SS0} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



2.3 DC Characteristics

2.3.1 Pin characteristics

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|--|---|---|------|------|------------------------|------|
| Output current, high ^{Note 1} | Іон1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $1.6~V \leq EV_{DD0} \leq 5.5~V$ | | | -10.0 Note 2 | mA |
| | | Total of P00 to P04, P07, P32 to P37, | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -55.0 | mA |
| | | P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -10.0 | mA |
| | | (When duty ≤ 70% ^{Note 3}) 1 1 Total of P05, P06, P10 to P17, P30, P31, 4 | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$ | | | -5.0 | mA |
| | | | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$ | | | -2.5 | mA |
| | | | | | | -80.0 | mA |
| | | P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -19.0 | mA |
| | | P117, P146, P147 | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$ | | | -10.0 | mA |
| | | (When duty \leq 70% ^{Note 3}) | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$ | | | -5.0 | mA |
| | Total of all pins (When duty $\leq 70^{\circ}$ | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -135.0 Note 4 | mA |
| | Іон2 | Per pin for P20 to P27, P150 to P156 | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -0.1 ^{Note 2} | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.

- 2. However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- **4.** The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA.
- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------|--------------|--|---|---|------|------|------|
| Output voltage, high | Vон1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 | 4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -10.0 mA | EV _{DD0} - 1.5 | | | V |
| | | to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$ | EV _{DD0} - 0.7 | | | V |
| | | P117, P120, P125 to P127, P130, P140 to P147 | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$ | EV _{DD0} - 0.6 | | | V |
| | | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$ | 0.6 EV _{DD0} - 0.5 EV _{DD0} - 0.5 | | | V |
| | | | $eq:logical_lo$ | | | | V |
| | V он2 | P20 to P27, P150 to P156 | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A | V _{DD} - 0.5 | | | V |
| Output voltage, low | Vol1 | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | | 1.3 | V | | |
| | | | | | | 0.7 | V |
| | | P117, P120, P125 to P127, P130, P140 to P147 | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$ | | | 0.6 | V |
| | | | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$ | | | 0.4 | V |
| | | | $eq:local_$ | V, | | 0.4 | V |
| | | | $eq:local_$ | | | 0.4 | V |
| | Vol2 | P20 to P27, P150 to P156 | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$ | | | 0.4 | V |
| Vol3 | P60 to P63 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ \text{mA} \end{array}$ | | | 2.0 | V | |
| | | | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$ | | | 0.4 | V |
| | | | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$ | | | 0.4 | V |
| | | | $\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$ | | | 0.4 | V |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ lol3 = 1.0 mA | | | 0.4 | V |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| Items | Symbol | Conditio | ons | | MIN. | TYP. | MAX. | Unit |
|--------------------------------|--------|--|--------------------------------|---|------|------|------|------|
| Input leakage current, high | Цінт | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | VI = EVDDO | VI = EVDDO | | | 1 | μA |
| | Ілна | P20 to P27, P137, P150 to P156, RESET | $V_{\text{I}} = V_{\text{DD}}$ | | | | 1 | μA |
| | | | | | | 1 | μA | |
| | | | | | | 10 | μA | |
| Input leakage current, low | luu1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | VI = EVSSO | | | | -1 | μΑ |
| | Ilile | P20 to P27, P137, P150 to P156, RESET | VI = Vss | | | | -1 | μA |
| | Ililis | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS) | VI = Vss | In input port or external clock input | | | -1 | μA |
| | | | | In resonator connection | | | -10 | μA |
| On-chip pll-up resistance | Ru | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | VI = EVsso | , In input port | 10 | 20 | 100 | kΩ |

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$ @ 1 MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Items | Symbol | | Conditions | ; | MIN. | TYP. | MAX. | Unit |
|---|---------------|--|-----------------------------------|--|---------|--------------------|------|------|
| Instruction cycle (minimum | Тсү | Main | HS (high- | $2.7V{\leq}V_{DD}{\leq}5.5V$ | 0.03125 | | 1 | μS |
| instruction execution time) | | system clock (fmain) | speed main) mode | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ | 0.0625 | | 1 | μs |
| | | operation | LS (low-speed main) mode | $1.8V\!\le\!V_{DD}\!\le\!5.5V$ | 0.125 | | 1 | μS |
| | | | LV (low- voltage main) mode | $1.6 V \le V_{DD} \le 5.5 V$ | 0.25 | | 1 | μS |
| | | Subsystem of operation | clock (fsuв) | $1.8 V \! \le \! V_{DD} \! \le \! 5.5 V$ | 28.5 | 30.5 | 31.3 | μS |
| | | In the self | HS (high- | $2.7V{\leq}V_{\text{DD}}{\leq}5.5V$ | 0.03125 | | 1 | μS |
| | | programming mode | speed main) mode | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ | 0.0625 | | 1 | μS |
| | | | LS (low-speed main) mode | $1.8V\!\leq\!V_{DD}\!\leq\!5.5V$ | 0.125 | | 1 | μS |
| | | | LV (low- voltage main) mode | $1.8 V \le V_{DD} \le 5.5 V$ | 0.25 | | 1 | μS |
| External system clock | fex | $2.7 \text{ V} \leq \text{V}_{DD} \leq$ | | 1 | 1.0 | | 20.0 | MHz |
| frequency | | 2.4 V ≤ V _{DD} < | | | 1.0 | | 16.0 | MHz |
| | | 1.8 V ≤ V _{DD} < | | | 1.0 | | 8.0 | MHz |
| | | 1.6 V ≤ V _{DD} < | | | 1.0 | | 4.0 | MHz |
| | fexs | | 32 | | 35 | kHz | | |
| External system clock input | texh, texl | $2.7 \text{ V} \leq \text{V}_{DD} \leq$ | 24 | | | ns | | |
| high-level width, low-level width | | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ | | | 30 | | | ns |
| | | $1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.4 \text{ V}$ | | | 60 | | | ns |
| | | $1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$ | | | 120 | | | ns |
| | texhs, texls | | 13.7 | | | μS | | |
| TI00 to TI07, TI10 to TI17 input high-level width, low-level width | tтıн, tтı∟ | | 1/fмск+10 | | | ns ^{Note} | | |
| TO00 to TO07, TO10 to TO17 | fтo | HS (high-spe | eed 4.0 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 16 | MHz |
| output frequency | | main) mode | | \leq EV _{DD0} < 4.0 V | | | 8 | MHz |
| | | | 1.8 V | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$ | | | 4 | MHz |
| | | | 1.6 V | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ | | | 2 | MHz |
| | | LS (low-spee | ed 1.8 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 4 | MHz |
| | | main) mode | 1.6 V | $1.6 \text{ V} \le EV_{\text{DD0}} < 1.8 \text{ V}$ | | | 2 | MHz |
| | | LV (low-volta main) mode | age 1.6 V | $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | 2 | MHz |
| PCLBUZ0, PCLBUZ1 output | f PCL | HS (high-spe | eed 4.0 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 16 | MHz |
| frequency | | main) mode | 2.7 V | $\leq EV_{DD0} < 4.0 V$ | | | 8 | MHz |
| | | | 1.8 V | \leq EV _{DD0} < 2.7 V | | | 4 | MHz |
| | | | 1.6 V | $\leq EV_{DD0} < 1.8 V$ | | | 2 | MHz |
| | | LS (low-spee | ed 1.8 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 4 | MHz |
| | | main) mode | 1.6 V | $\leq EV_{DD0} < 1.8 V$ | | | 2 | MHz |
| | | LV (low-volta | age 1.8 V | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$ | | | 4 | MHz |
| | | main) mode | 1.6 V | \leq EV _{DD0} < 1.8 V | | | 2 | MHz |
| Interrupt input high-level width, | tintн, | INTP0 | 1.6 V | $\leq V_{\text{DD}} \leq 5.5 \text{ V}$ | 1 | | | μS |
| low-level width | tintl | INTP1 to INT | [P11 1.6 V | $\leq EV_{DD0} \leq 5.5 V$ | 1 | | | μS |
| Key interrupt input low-level | tкв | KR0 to KR7 | 1.8 V | $\leq EV_{DD0} \leq 5.5 V$ | 250 | | | ns |
| width | | | 1.6 V | $\leq EV_{DD0} < 1.8 V$ | 1 | | | μS |
| RESET low-level width | trsl | | | | 10 | | | μS |

(Note and Remark are listed on the next page.)




NoteThe following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $1.8 V \le EV_{DD0} < 2.7 V : MIN. 125 ns$ $1.6 V \le EV_{DD0} < 1.8 V : MIN. 250 ns$

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation



R01DS0131EJ0330 Rev.3.30 Mar 31, 2016



| Parameter | Symbol | Conditions | 、 U | HS (high-speed main) Mode | | /-speed Mode | ` | -voltage Mode | Unit |
|----------------------------------|---------|---|-------------------------------------|---------------------------|---|-----------------|-------------------------------------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Data setup time (reception) | tsu:dat | $\label{eq:constraint} \begin{array}{l} 2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,\\ C_{\text{b}} = 50~pF,~R_{\text{b}} = 2.7~k\Omega \end{array}$ | 1/fмск + 85 _{Note2} | | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} &= 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{split}$ | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 2.7 \ V, \\ C_{\text{b}} &= 100 \ p\text{F}, \ R_{\text{b}} = 5 \ k\Omega \end{split}$ | 1/fмск + 230 _{Note2} | | 1/f _{MCK} + 230 _{Note2} | | 1/fмск + 230 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{\tiny DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 \mbox{ k}\Omega \end{array}$ | 1/fмск + 290 _{Note2} | | 1/f _{MCK} + 290 _{Note2} | | 1/fмск + 290 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 k\Omega \end{array}$ | — | | 1/f _{MCK} + 290 _{Note2} | | 1/fмск + 290 _{Note2} | | ns |
| Data hold time (transmission) | thd:dat | $\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 3 k\Omega \end{array}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
| | | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
| | | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$ | _ | _ | 0 | 405 | 0 | 405 | ns |

| (5) | During communication at same potential (simplified I ² C mode) (2/2) |
|-----|---|
| | $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ |

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)



| Parameter | Symbol | | Conditions | | | high- main) ode | | /-speed Mode | voltage | low- e main) ode | Unit |
|------------------|--------|----------------|--|---|------|------------------------|------|----------------------|---------|------------------------|------|
| | | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | Recep- tion | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$ | | | fмск/6 Note 1 | | fмск/6 Note 1 | | fмск/6 Note 1 | bps |
| | | | | Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 4}$ | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$ | | | fмск/6 Note 1 | | fмск/6 Note 1 | | fмск/6 Note 1 | bps |
| | | | | Theoretical value of the maximum transfer rate fмск = fclк ^{Note 4} | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$ | | | fMCK/6 Notes 1 to 3 | | fMCK/6 Notes 1, 2 | | fMCK/6 Notes 1, 2 | bps |
| | | | | Theoretical value of the maximum transfer rate fмск = fclк ^{Note 4} | | 5.3 | | 1.3 | | 0.6 | Mbps |

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$.

 $2.4~V \leq EV_{\text{DD0}} < 2.7~V$: MAX. 2.6 Mbps

 $1.8~V \leq EV_{\text{DD0}} < 2.4~V$: MAX. 1.3 Mbps

4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: $32 \text{ MHz} (2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$

| | 16 MHz (2.4 V \leq VDD \leq 5.5 V) |
|---------------------------|--|
| LS (low-speed main) mode: | 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) |

LV (low-voltage main) mode: $4 \text{ MHz} (1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** $V_{b}[V]$: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

| Parameter | Symbol | | Conditions | HS (hig | h-speed Mode | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|-----------------------|---------------|--|--|------------------|------------------|--------------------------|------------------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t ксү1 | tксү1 ≥ 4/fc∟к | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$ | 300 | | 1150 | | 1150 | | ns |
| | | | $\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$ | 500 | | 1150 | | 1150 | | ns |
| | | | $\begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$ | 1150 | | 1150 | | 1150 | | ns |
| SCKp high-level width | tкнı | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DI}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$ | tксү1/2 – 75 | | tксү1/2 – 75 | | tксү1/2 – 75 | | ns | |
| | | $C_b = 30 \text{ pF},$ 2.7 V $\leq EV_{DI}$ 2.3 V $\leq V_b \leq$ $C_b = 30 \text{ pF},$ | tксү1/2 – 170 | | tксү1/2 – 170 | | tксү1/2 – 170 | | ns | |
| | | $1.8 V \le EV_{DI}$ $1.6 V \le V_b \le C_b = 30 \text{ pF},$ | 2.0 V ^{Note} , | tксү1/2 – 458 | | tксү1/2 – 458 | | tксү1/2 – 458 | | ns |
| SCKp low-level width | tĸ∟ı | $\begin{array}{l} 4.0 \ V \leq EV_{DI} \\ 2.7 \ V \leq V_b \leq \end{array}$ | ∞ ≤ 5.5 V, 4.0 V, | tксү1/2 – 12 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | $\label{eq:cb} \begin{split} &C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \\ &2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ &2.3 \ V \leq V_b \leq 2.7 \ V, \end{split}$ | | tксү1/2 – 18 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | $\label{eq:cb} \begin{split} &C_{\rm b} = 30 \ p F, \\ &1.8 \ V \leq E V_{\rm DI} \\ &1.6 \ V \leq V_{\rm b} \leq \\ &C_{\rm b} = 30 \ p F, \end{split}$ | ⁰⁰ < 3.3 V, 2.0 V ^{Note} , | tксү1/2 – 50 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Note Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | `` | LS (low-speed main) Mode | | LV (low-voltage main) Mode | |
|--|--------|--|---------------------------|------|------|--------------------------|------|----------------------------|----|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↓) ^{Note 1} | tsıkı | $\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$ | 44 | | 110 | | 110 | | ns |
| | | $\label{eq:cb} \begin{split} C_b &= 30 \; pF, \; R_b = 1.4 \; k\Omega \\ 2.7 \; V &\leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V &\leq V_b \leq 2.7 \; V, \end{split}$ | 44 | | 110 | | 110 | | ns |
| | | C_b = 30 pF, R_b = 2.7 k Ω | | | | | | | |
| | | $\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$ | 110 | | 110 | | 110 | | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$ | | | | | | | |
| Slp hold time (from SCKp↓) ^{№te 1} | tksi1 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$ | 19 | | 19 | | 19 | | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$ | | | | | | | |
| | | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$ | 19 | | 19 | | 19 | | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$ | | | | | | | |
| | | $\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$ | 19 | | 19 | | 19 | | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$ | | | | | | | |
| Delay time from SCKp↑ to | tkso1 | $ \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $ | | 25 | | 25 | | 25 | ns |
| SOp output Note 1 | | $C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$ | | | | | | | |
| | | $\begin{array}{l} 2.7 \ V \leq EV_{\rm DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_{\rm b} \leq 2.7 \ V, \end{array}$ | | 25 | | 25 | | 25 | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$ | | | | | | | |
| | | $\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$ | | 25 | | 25 | | 25 | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$ | | | | | | | |

| | | 5 5 V Voo - EVo | $ = EV_{oot} = 0.V$ |
|-------------------------|--|------------------|-----------------------------|
| $T_{A} = -40$ to +85°C, | | j.j v, vss = ⊑vs | $s_0 = \Box v s s_1 = U v $ |

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

| Parameter | Symbol | | <u>< VDD < 5.5 V, Vss =</u> nditions | HS (speed | high- | LS (low | | | -voltage Mode | |
|-----------------------------------|---------------|---|---|---------------|-------------|-------------|------|-------------|------------------|----|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time ^{Note 1} | t ксү2 | $4.0 V \le EV_{DD0} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$ | 24 MHz < fмск | 14/ fмск | | _ | | _ | | ns |
| | | | 20 MHz < fмск ≤ 24 MHz | 12/ fмск | | _ | | _ | | ns |
| | | | 8 MHz < fмск ≤ 20 MHz | 10/ fмск | | | | | | ns |
| | | | 4 MHz < fмск ≤ 8 MHz | 8/fмск | | 16/ fмск | | | | ns |
| | | | fмск ≤4 MHz | 6/fмск | | 10/ fмск | | 10/ fмск | | ns |
| | | $2.7 V \le EV_{DD0} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$ | 24 MHz < fмск | 20/ fмск | | | | | | ns |
| | | | 20 MHz < fмск ≤ 24 MHz | 16/ fмск | | — | | — | | ns |
| | | | 16 MHz < fмск ≤ 20 MHz | 14/ fмск | | | | | | ns |
| | | | 8 MHz < fмск ≤ 16 MHz | 12/ fмск | | | | | | ns |
| | | | 4 MHz < fмск ≤ 8 MHz | 8/fмск | | 16/ fмск | | | | ns |
| | | | fмск ≤4 MHz | 6/fмск | | 10/ fмск | | 10/ fмск | | ns |
| | | $\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note}} \end{split}$ | 24 MHz < fмск | 48/ fмск | | — | | — | | ns |
| | | 2 | 20 MHz < fмск ≤ 24 MHz | 36/ fмск | | — | | — | | ns |
| | | 16 MHz < fмск ≤ 20 MHz | 32/ fмск | | _ | | _ | | ns | |
| | | 8 MHz < fмск ≤ 16 MHz | 26/ fмск | | _ | | _ | | ns | |
| | | 4 MHz < fмск ≤ 8 MHz | 16/ fмск | | 16/ fмск | | — | | ns | |
| | | | fмск ≤4 MHz | 10/ fмск | | 10/ fмск | | 10/ fмск | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------|--|---|---|-------------------------|------|------|------|
| Output voltage, high | V _{OH1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array}$ | EV _{DD0} - 0.7 | | | V |
| | | P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Ioh1 = -2.0 mA | EV _{DD0} - 0.6 | | | V |
| | | | $\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$ | EV _{DD0} - 0.5 | | | V |
| | Vон2 | P20 to P27, P150 to P156 | 2.4 V \leq V _{DD} \leq 5.5 V, Іон ₂ = -100 μ А | Vdd - 0.5 | | | V |
| Output voltage, low | Vol1 P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 Vol2 P20 to P27, P150 to P156 Vol3 P60 to P63 | P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:optimal_decay}$ | | | 0.7 | V |
| | | | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:eq:electropy}$ | | | 0.6 | V |
| | | | $eq:local_$ | | | 0.4 | V |
| | | | $eq:local_$ | | | 0.4 | V |
| | | $2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$ | | | 0.4 | V | |
| | | P60 to P63 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array}$ | | | 2.0 | V |
| | | | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL3}} = 5.0 \ mA \end{array}$ | | | 0.4 | V |
| | | | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$ | | | 0.4 | V |
| | | | $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$ | | | 0.4 | V |

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (4/5)

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------|--------|------------------------|---------------------------------------|---|-------------------------|------|------|-------|------|
| Supply | DD2 | HALT | HS (high- | $f_{IH} = 32 \text{ MHz}^{Note 4}$ | V _{DD} = 5.0 V | | 0.62 | 3.40 | mA |
| Current | Note 2 | mode | speed main) mode ^{Note 7} | | V _{DD} = 3.0 V | | 0.62 | 3.40 | mA |
| | | | mode | $f_{IH} = 24 \text{ MHz}^{Note 4}$ | V _{DD} = 5.0 V | | 0.50 | 2.70 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 2.70 | mA |
| | | | | fi⊢ = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.44 | 1.90 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.90 | mA |
| | | | HS (high- | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 0.31 | 2.10 | mA |
| | | | speed main) mode ^{Note 7} | $V_{DD} = 5.0 V$ | Resonator connection | | 0.48 | 2.20 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 0.31 | 2.10 | mA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.48 | 2.20 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 0.21 | 1.10 | mA |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 0.28 | 1.20 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 0.21 | 1.10 | mA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.28 | 1.20 | mA |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.28 | 0.61 | μA |
| | | | clock operation | $T_A = -40^{\circ}C$ | Resonator connection | | 0.47 | 0.80 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.34 | 0.61 | μA |
| | | | | T _A = +25°C | Resonator connection | | 0.53 | 0.80 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.41 | 2.30 | μA |
| | | | | $T_A = +50^{\circ}C$ | Resonator connection | | 0.60 | 2.49 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.64 | 4.03 | μA |
| | | | | $T_A = +70^{\circ}C$ | Resonator connection | | 0.83 | 4.22 | μA |
| | | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ | Square wave input | | 1.09 | 8.04 | μA |
| | | | | T _A = +85°C | Resonator connection | | 1.28 | 8.23 | μA |
| | | | | fsue = 32.768 kHz ^{Note 5} | Square wave input | | 5.50 | 41.00 | μA |
| | | | | T _A = +105°C | Resonator connection | | 5.50 | 41.00 | μA |
| | | STOP | $T_A = -40^{\circ}C$ | | | | 0.19 | 0.52 | μA |
| | | mode ^{Note 8} | T _A = +25°C | | | | 0.25 | 0.52 | μA |
| | | | T _A = +50°C | | | | 0.32 | 2.21 | μA |
| | | | T _A = +70°C | | | | 0.55 | 3.94 | μA |
| | | | T _A = +85°C | | | | 1.00 | 7.95 | μA |
| | | | T _A = +105°C | | | | 5.00 | 40.00 | μA |

| (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products | |
|--|---|
| $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{DD1} \le 100 \text{ V}_{DD1} \le 1000 \text{ V}_{DD1} \le 100 \text{ V}_{DD1} = 100 $ | $V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (2/2)$ |

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVSSD, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz 2.4 V \leq V_DD \leq 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. file: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$




3.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------|--------|------------------------|------|------|------|------|
| Detection voltage | VPOR | Power supply rise time | 1.45 | 1.51 | 1.57 | V |
| | VPDR | Power supply fall time | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width | TPW | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





4.9 48-pin Products


R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB

R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB

R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB, R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB

R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB

R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB, R5F100GHGFB, R5F100GJGFB



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

