

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gggfb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flash	Data	RAM			RL78	/G13		
ROM	flash		20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128	8 KB	12	_	_	_	R5F100AG	R5F100BG	R5F100CG
KB	-	KB	_	_	_	R5F101AG	R5F101BG	R5F101CG
96	8 KB	8 KB	-	-	-	R5F100AF	R5F100BF	R5F100CF
KB	-		_	_	-	R5F101AF	R5F101BF	R5F101CF
64	4 KB	4 KB	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
KB	-	Note	R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
KB	_		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
KB	-		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
KB	_		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

O ROM, RAM capacities

		1								1
Flash	Data	RAM				RL78	3/G13			
ROM	flash		40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512	8 KB	32 KB	_	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
KB	_	Note	-	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384	8 KB	24 KB	_	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
KB	-		-	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256	8 KB	20 KB	-	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
KB	-	Note	-	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
KB	1		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	_
KB	-		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	-
96	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	-
KB	-		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	-
64	4 KB	4 KB	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	-	-	-
KB	-	Note	R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	-	-	-
48	4 KB	3 KB ^{Note}	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	-	-	_
KB	_		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	-	-	-
32	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	-	_	_
KB	_	1	R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	-	-	-
16	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	-	-	-	-	-
KB	-		R5F101EA	R5F101FA	R5F101GA	-	-	-	_	-

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H


R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address FAF00H Start address F7F00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



1.3.5 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to V_{ss} .



1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	Item	20-p	oin	24-	pin	25	-pin	30-	pin	32-	pin	(1/2 36-	pin
		, ד	Ъ	Я	גר	д	גר	Ъ	דג	Ъ	ភ្ល	Ъ	
		5F1	5F1	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F1(
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx
Code flash me	emory (KB)	16 to	64	16 t	o 64	161	o 64	16 to	128		128	16 to	128
Data flash me	emory (KB)	4	_	4	_	4	_	4 to 8	_	4 to 8	_	4 to 8	_
RAM (KB)		2 to 4 ^{Note1} 2 to 4 ^{Note1} 2 to 4 ^{Note1} 2 to 12 ^{Note1} 2 to 12 ^{Note1} 2 to 12 ^{Note1}											
Address spac	e	1 MB		•		L							
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)											
	High-speed on-chip oscillator	HS (High HS (High LS (Low- LV (Low-	n-speed -speed	l main) m main) m	node: 1 f ode: 1 f	to 16 MH to 8 MHz	Iz (Vdd = 2 (Vdd = 1	2.4 to 5 1.8 to 5.5	.5 V), 5 V),				
Subsystem cl	ock												
Low-speed or	n-chip oscillator	15 kHz (TYP.)										
General-purp	ose registers	(8-bit reg	gister ×	8) × 4 ba	anks								
Minimum inst	ruction execution time	0.03125 μ s (High-speed on-chip oscillator: fi μ = 32 MHz operation)											
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)											
Instruction set		 Data ti Adder Multipli Rotate 	and su lication	btractor/ (8 bits ×	logical o 8 bits)				t, and B	oolean o	peration), etc.	
I/O port	Total	16 20 21 26 28 32											
	CMOS I/O	13 (N-ch O [V₀₀ with voltage	.D. I/O nstand	(N-ch C	thstand	(N-ch ([V _{DD} w	5 D.D. I/O thstand ge]: 6)	2 (N-ch C [V⊳⊳ wi voltag	D.D. I/O thstand	2 (N-ch C [V _{DD} wi [*] voltag	D.D. I/O thstand	2 (N-ch C [V _{DD} wi voltag	D.D. I/C
	CMOS input	3		:	3		3	:	3	3	3	3	3
	CMOS output	-		-	-		1	-	-	-	-	-	-
	N-ch O.D. I/O (withstand voltage: 6 V)	-		2	2		2	2	2	3	3	3	3
Timer	16-bit timer	8 channels											
	Watchdog timer						1 cha	nnel					
	Real-time clock (RTC)						1 chan	nel Note 2					
	12-bit interval timer (IT)						1 cha	nnel					
	Timer output	3 channe (PWM ou 2 ^{№0€ 3})		4 chanr (PWM	nels outputs:	3 ^{Note 3})			``	M output M output	,		
	RTC output			•				-					
Notes 1.	The flash library us The target products R5F100xD, R5F R5F100xE, R5F For the RAM areas for RL78 Family (I Only the constant	s and sta 101xD (: 101xE () used by R20UT29	$\begin{array}{l} \text{rt addr} \\ x = 6 \ \text{to} \\ x = 6 \ \text{to} \\ \text{the flat} \\ \textbf{944}. \end{array}$	ress of t o 8, A to o 8, A to ash libra	he RAN o C): S o C): S ury, see	A areas Start add Start add Start add Self R	used by dress Ff dress Ff AM list	y the fla F300H EF00H of Flas	sh libra h Self-	ry are s Progra i	hown b mming	Library	

^{2.} Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fiL) is selected



[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	lt a sa	40				40		50		(1/2	/	
	Item	40-		44-	pin		pin	52-	pin	64-	pin	
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx	
Code flash m	nemory (KB)	16 to 192		16 to 512		16 to 512		32 to 512		32 to 512		
Data flash m	emory (KB)	4 to 8	_	4 to 8 –		4 to 8	_	4 to 8	_	4 to 8	-	
RAM (KB)		2 to 1	2 to 16 ^{Note1} 2 to 32 ^{Note1} 2 to 32 ^{Note1} 2 to 32 ^{Note1}							2 to 32 ^{Note1}		
Address spa	ce	1 MB										
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)										
	High-speed on-chip oscillator	HS (High LS (Low-	-speed m speed ma	ain) mode ain) mode in) mode: ain) mode	1 to 16 M 1 to 8 M	MHz (Vdd = Hz (Vdd =	= 2.4 to 5.5 1.8 to 5.5	5 V), V),				
Subsystem c	lock	XT1 (crys 32.768 k	,	ation, exte	rnal subsy	/stem cloc	k input (E)	KCLKS)				
Low-speed o	n-chip oscillator	15 kHz (ΓYP.)									
General-purp	oose registers	(8-bit register \times 8) \times 4 banks										
Minimum ins	truction execution time	0.03125 μ s (High-speed on-chip oscillator: f _H = 32 MHz operation)										
		0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation)										
		30.5 μs (Subsyster	n clock: fs	ив = 32.76	8 kHz ope	ration)					
Instruction se	ət	AdderMultipl	ication (8	actor/logic bits \times 8 bit	s)			and Boole	ean opera	tion), etc.		
I/O port	Total	0	36	4	10	4	14	2	18	5	8	
	CMOS I/O	(N-ch ([V _{DD} wi	28 D.D. I/O ithstand je]: 10)	(N-ch ([V _{DD} w	31 D.D. I/O ithstand je]: 10)	(N-ch ([V _{DD} w	34 D.D. I/O ithstand je]: 11)	(N-ch ([V _{DD} wi	38 D.D. I/O ithstand je]: 13)	4 (N-ch C [V₀⊳ wit voltag	D.D. I/C thstanc	
	CMOS input		5		5		5		5	5	5	
	CMOS output				_		1		1	1	1	
	N-ch O.D. I/O (withstand voltage: 6 V)	:	3		4		4		4	4	1	
Timer	16-bit timer					8 cha	nnels					
	Watchdog timer					1 cha	annel					
	Real-time clock (RTC)					1 cha	annel					
	12-bit interval timer (IT)	1 channel										
	Timer output	4 channels outputs: 3 8 channels outputs: 7	^{Note 2}), s (PWM	5 channe 8 channe	ls (PWM o ls (PWM o	utputs: 4 [∾] utputs: 7 [∾]	ote ²), ote ²) Note ³			8 channels outputs: 7		
	RTC output	1 channel • 1 Hz (subsystem clock: fsuв = 32.768 kHz)										

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

- R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H
- R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H
 - Start address F7F00H

R5F100xL, R5F101xL (x = F, G, J, L): For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: ~~ 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(4) Peripheral Functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL ^{Note 1}				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT ^{Notes 1, 2, 4}				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	f⊩ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 6	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF ^{Note 1}				75.0		μA
Temperature sensor operating current	ITMPS ^{Note 1}				75.0		μA
LVD operating current	LVI Notes 1, 7				0.08		μA
Self- programming operating current	IFSP ^{Notes 1, 9}				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		1.20	1.44	mA
		CSI/UART opera	tion		0.70	0.84	mA

Notes 1. Current flowing to V_{DD} .

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.




Parameter	Symbol	C	Conditions	HS (high main)	•	LS (low main)	r-speed Mode	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tксү1 ≥ 4/fclk	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	125		500		1000		ns
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	250		500		1000		ns
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	500		500		1000		ns
			$\begin{array}{l} 1.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	1000		1000		1000		ns
			$\begin{array}{l} 1.6 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	—		1000		1000		ns
SCKp high-/low-level width	evel tkH1, $4.0 V \le EV_{DD0} \le 5.5 V$		5.5 V	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.4 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$		tксү1/2 – 38		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DI}}$	$500 \leq 5.5 \text{ V}$	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$100 \leq 5.5 \text{ V}$	tксү1/2 – 100		tксү1/2 – 100		tксү1/2 – 100		ns
		$1.6 V \le EV_{DI}$	$500 \leq 5.5 \text{ V}$	—		tксү1/2 – 100		tксү1/2 – 100		ns
SIp setup time	tsik1	$4.0 V \le EV_{DI}$	$100 \leq 5.5 \text{ V}$	44		110		110		ns
(to SCKp↑) Note 1		$2.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$00 \leq 5.5 \text{ V}$	44		110		110		ns
		$2.4 V \le EV_{DI}$	$0.0 \leq 5.5 \text{ V}$	75		110		110		ns
		$1.8 V \le EV_{DI}$	$0.0 \leq 5.5 \text{ V}$	110		110		110		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$0.0 \leq 5.5 \text{ V}$	220		220		220		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DI}}$	5.5 V			220		220		ns
SIp hold time	tksi1	$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	5.5 V	19		19		19		ns
(from SCKp↑) ^{Note 2}	from SCKp ¹) Note 2 $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le$		5.5 V	—		19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$\begin{array}{l} 1.7 \ V \leq EV_{DI} \\ C = 30 \ pF^{\text{Note}} \end{array}$			25		25		25	ns
output Note 3		$1.6 V \le EV_{DI}$ C = 30 pF ^{Note}			_		25		25	ns

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ($T_4 = -40$ to $+85^{\circ}$ C, 1.6 V \leq EVppa = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVssa = EVssa = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - **2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol		<u>≤ Vod ≤ 5.5 V, Vss =</u> nditions	HS (speed	high- main) de	LS (low			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 1}		$4.0 V \le EV_{DD0} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$	24 MHz < fмск	14/ fмск				_		ns
			20 MHz < fмск ≤ 24 MHz	12/ fмск		_		—		ns
			8 MHz < fмск ≤ 20 MHz	10/ fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/ fмск				ns
			fмск ≤4 MHz	6/f мск		10/ fмск		10/ fмск		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V	24 MHz < fмск	20/ fмск				_		ns
		20 MHz < fмск ≤ 24 MHz	16/ fмск				—		ns	
		16 MHz < fмск ≤ 20 MHz	14/ fмск				_		ns	
			8 MHz < fмск ≤ 16 MHz	12/ fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/ fмск				ns
			fмск ≤4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$\begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}} \end{split}$	24 MHz < fмск	48/ fмск		_		—		ns
		2	20 MHz < fмск ≤ 24 MHz	36/ fмск		_				ns
			16 MHz < fмск ≤ 20 MHz	32/ fмск		—		_		ns
			8 MHz < fмск ≤ 16 MHz	26/ fмск		_		_		ns
		4 MHz < fмск ≤ 8 MHz	16/ fмск		16/ fмск		_		ns	
			fмск ≤4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	HS (higl main)		``	r-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:loss} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1/f _{MCK} + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\rm DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\rm b} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\rm b} = 100 \ pF, \ R_{\rm b} = 5.5 \ k\Omega \end{split}$	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \leq \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}}, \text{ V}_{\text{DD}} = 0 \text{ V}, \text{ Reference voltage (+)} = 0 \text{ V}, Reference voltage (+)$
Reference voltage (-) = Vss)

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$		1.2	±7.0	LSB
			$\frac{1.6~V \leq V\text{DD} \leq 5.5~V}{_{\text{Note 3}}}$		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI14,	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
		ANI16 to ANI26	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μs
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ _{\text{Note 3}} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$\frac{1.6~V \leq V\text{DD} \leq 5.5~V}{_{\text{Note 3}}}$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±4.0	LSB
			$1.6~V \leq V \text{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
			$\frac{1.6~V \leq V\text{DD} \leq 5.5~V}{_{\text{Note 3}}}$			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI26		0		EVDD0	V
		Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
		Temperature sensor output (2.4 V \leq V _{DD} \leq 5.5 V, HS (high	•		VTMPS25 Note 4	l	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{BGR}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}^{\text{Note 4}}, \text{HS (high-speed main) mode}$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}{}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note} crys	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy		–40 to –20 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



TI/TO Timing





(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) ($T_A = -40$ to $+105^{\circ}C$, 2.4 V $\leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5$ V. Vss = $EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol		Conditions		Conditions HS (high-speed r Mode		-	Unit
					MIN.	MAX.		
Transfer rate		Reception	$4.0 \ V \ \leq \ EV_{\text{DD0}} \ \leq \ 5.5$			fмск/12 ^{Note 1}	bps	
			V, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	Theoretical value of the maximum transfer rate fcLK = 32 MHz, fMCK = fcLK		2.6	Mbps	
			$\begin{array}{c} 2.7 \ V \leq EV_{DD0} < 4.0 \\ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$			fмск/12 ^{Note 1}	bps	
				Theoretical value of the maximum transfer rate fcLK = 32 MHz, fMCK = fcLK		2.6	Mbps	
			$\begin{array}{l} 2.4 \hspace{.1cm} V \hspace{.1cm} \leq \hspace{.1cm} EV_{DD0} \hspace{.1cm} < \hspace{.1cm} 3.3 \\ V, \end{array}$			fмск/12 Notes 1,2	bps	
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMck = fcLk		2.6	Mbps	

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The following conditions are required for low voltage interface when E_{VDD0} < $V_{DD}.$ 2.4 V \leq EV_{DD0} < 2.7 V : MAX. 1.3 Mbps
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** $V_{b}[V]$: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



Parameter	Symbol	Conditions	HS (high-spe	Unit	
		l T	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note}	tsik1	$4.0 \ V \le EV_{\text{DD0}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$	162		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	354		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$			
SIp hold time (from SCKp↑) ^{№te}	tksi1	$4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
Delay time from SCKp↓ to	tkso1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$		200	ns
SOp output ^{№te}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		390	ns
		$C_{\rm b}=30~pF,~R_{\rm b}=2.7~k\Omega$			
		$2.4 \ V \le EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$		966	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)
 (T₁ = 40 to ±105°C 2.4 V ≤ EVere = EVere ≤ Vere ≤ 5.5 V, Vere = EVere = 6.V)

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)




(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EVpp0 = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{split} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 ^{Note 1}	kHz
		$\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		400 ^{Note 1}	kHz
				100 ^{Note 1}	kHz
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		100 ^{Note 1}	kHz
		$\label{eq:2.4} \begin{split} 2.4 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	t∟ow	$ \begin{split} & 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $	1200		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1200		ns
		$\label{eq:loss} \begin{split} & 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ & 2.7 \ V \leq V_b \leq 4.0 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{split}$	4600		ns
		$\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	4600		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	4650		ns
Hold time when SCLr = "H"	tніgн		620		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	500		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	2700		ns
		$\label{eq:2.7} \begin{split} & 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	2400		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{\text{DD0}} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1830		ns


(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB



©2012 Renesas Electronics Corporation. All rights reserved.

х

y ZD

ZE

0.08

0.75

0.75

