



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ghafb-30

Table 1-1. List of Ordering Part Numbers

(2/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
25 pins	25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch)	Mounted	A	R5F1008AALA#U0, R5F1008CALA#U0, R5F1008DALA#U0, R5F1008EALA#U0 R5F1008AALA#W0, R5F1008CALA#W0, R5F1008DALA#W0, R5F1008EALA#W0 R5F1008AGLA#U0, R5F1008CGLA#U0, R5F1008DGLA#U0, R5F1008EGLA#U0 R5F1008AGLA#W0, R5F1008CGLA#W0, R5F1008DGLA#W0, R5F1008EGLA#W0
			G	R5F1018AALA#U0, R5F1018CALA#U0, R5F1018DALA#U0, R5F1018EALA#U0 R5F1018AALA#W0, R5F1018CALA#W0, R5F1018DALA#W0, R5F1018EALA#W0
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	Mounted	A	R5F100AAASP#V0, R5F100ACASP#V0, R5F100ADASP#V0, R5F100AEASP#V0, R5F100AFASP#V0, R5F100AGASP#V0 R5F100AAASP#X0, R5F100ACASP#X0, R5F100ADASP#X0 R5F100AEASP#X0, R5F100AFASP#X0, R5F100AGASP#X0 R5F100AADSP#V0, R5F100ACDSP#V0, R5F100ADDSP#V0, R5F100AEDSP#V0, R5F100AFDSP#V0, R5F100AGDSP#V0 R5F100AADSP#X0, R5F100ACDSP#X0, R5F100ADDSP#X0, R5F100AEDSP#X0, R5F100AFDSP#X0, R5F100AGDSP#X0 R5F100AAGSP#V0, R5F100ACGSP#V0, R5F100ADGSP#V0, R5F100AEGSP#V0, R5F100AFGSP#V0, R5F100AGGSP#V0 R5F100AAGSP#X0, R5F100ACGSP#X0, R5F100ADGSP#X0, R5F100AEGSP#X0, R5F100AFGSP#X0, R5F100AGGSP#X0
			D	R5F101AAASP#V0, R5F101ACASP#V0, R5F101ADASP#V0, R5F101AEASP#V0, R5F101AFASP#V0, R5F101AGASP#V0 R5F101AAASP#X0, R5F101ACASP#X0, R5F101ADASP#X0, R5F101AEASP#X0, R5F101AFASP#X0, R5F101AGASP#X0 R5F101AADSP#V0, R5F101ACDSP#V0, R5F101ADDSP#V0, R5F101AEDSP#V0, R5F101AFDSP#V0, R5F101AGDSP#V0 R5F101AADSP#X0, R5F101ACDSP#X0, R5F101ADDSP#X0, R5F101AEDSP#X0, R5F101AFDSP#X0, R5F101AGDSP#X0
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)	Mounted	A	R5F100BAANA#U0, R5F100BCANA#U0, R5F100BDANA#U0, R5F100BEANA#U0, R5F100BFANA#U0, R5F100BGANA#U0 R5F100BAANA#W0, R5F100BCANA#W0, R5F100BDANA#W0, R5F100BEANA#W0, R5F100BFANA#W0, R5F100BGANA#W0 R5F100BADNA#U0, R5F100BCDNA#U0, R5F100BDDNA#U0, R5F100BEDNA#U0, R5F100BFDNA#U0, R5F100BGDNA#U0 R5F100BADNA#W0, R5F100BCDNA#W0, R5F100BDDNA#W0, R5F100BEDNA#W0, R5F100BFDNA#W0, R5F100BGDNA#W0 R5F100BAGNA#U0, R5F100BCGNA#U0, R5F100BDGNA#U0, R5F100BEGNA#U0, R5F100BFGNA#U0, R5F100BGGNA#U0 R5F100BAGNA#W0, R5F100BCGNA#W0, R5F100BDGNA#W0, R5F100BEGNA#W0, R5F100BFGNA#W0, R5F100BGGNA#W0
			D	R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0
		Not mounted	A	R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0
			D	R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(10/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJ DFA#V0, R5F100MK DFA#V0, R5F100ML DFA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJ DFA#X0, R5F100MK DFA#X0, R5F100ML DFA#X0 R5F100MFGFA#V0, R5F100MG GFA#V0, R5F100MH GFA#V0, R5F100MJ GFA#V0 R5F100MFGFA#X0, R5F100MG GFA#X0, R5F100MH GFA#X0, R5F100MJ GFA#X0
			D	R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJ DFA#V0, R5F100MK DFA#V0, R5F100ML DFA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJ DFA#X0, R5F100MK DFA#X0, R5F100ML DFA#X0 R5F100MFDFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJ DFA#V0, R5F100MK DFA#V0, R5F100ML DFA#V0 R5F100MFDFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJ DFA#X0, R5F100MK DFA#X0, R5F100ML DFA#X0 R5F100MFGFA#V0, R5F100MG GFA#V0, R5F100MH GFA#V0, R5F100MJ GFA#V0 R5F100MFGFA#X0, R5F100MG GFA#X0, R5F100MH GFA#X0, R5F100MJ GFA#X0
			G	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJ DFA#V0, R5F101MK DFA#V0, R5F101ML DFA#V0 R5F101MFDFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJ DFA#V0, R5F101MK DFA#V0, R5F101ML DFA#V0 R5F101MFDFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJ DFA#X0, R5F101MK DFA#X0, R5F101ML DFA#X0 R5F101MFDFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJ DFA#X0, R5F101MK DFA#X0, R5F101ML DFA#X0
		Not mounted	A	R5F101MFAFB#V0, R5F100MG AFB#V0, R5F100MH AFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MG AFB#X0, R5F100MH AFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJ DFB#V0, R5F100MK DFB#V0, R5F100ML DFB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJ DFB#X0, R5F100MK DFB#X0, R5F100ML DFB#X0 R5F100MFGFB#V0, R5F100MG GFB#V0, R5F100MH GFB#V0, R5F100MJ GFB#V0 R5F100MFGFB#X0, R5F100MG GFB#X0, R5F100MH GFB#X0, R5F100MJ GFB#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MG AFB#V0, R5F100MH AFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MG AFB#X0, R5F100MH AFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJ DFB#V0, R5F100MK DFB#V0, R5F100ML DFB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJ DFB#X0, R5F100MK DFB#X0, R5F100ML DFB#X0 R5F100MFGFB#V0, R5F100MG GFB#V0, R5F100MH GFB#V0, R5F100MJ GFB#V0 R5F100MFGFB#X0, R5F100MG GFB#X0, R5F100MH GFB#X0, R5F100MJ GFB#X0
			D	R5F100MFAFB#V0, R5F100MG AFB#V0, R5F100MH AFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MG AFB#X0, R5F100MH AFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJ DFB#V0, R5F100MK DFB#V0, R5F100ML DFB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJ DFB#X0, R5F100MK DFB#X0, R5F100ML DFB#X0 R5F100MFGFB#V0, R5F100MG GFB#V0, R5F100MH GFB#V0, R5F100MJ GFB#V0 R5F100MFGFB#X0, R5F100MG GFB#X0, R5F100MH GFB#X0, R5F100MJ GFB#X0
			G	R5F101MFAFB#V0, R5F101MG AFB#V0, R5F101MH AFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MG AFB#X0, R5F101MH AFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJ DFB#V0, R5F101MK DFB#V0, R5F101ML DFB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJ DFB#X0, R5F101MK DFB#X0, R5F101ML DFB#X0 R5F101MFGFB#V0, R5F101MG GFB#V0, R5F101MH GFB#V0, R5F101MJ GFB#V0 R5F101MFGFB#X0, R5F101MG GFB#X0, R5F101MH GFB#X0, R5F101MJ GFB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MG AFB#V0, R5F101MH AFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MG AFB#X0, R5F101MH AFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJ DFB#V0, R5F101MK DFB#V0, R5F101ML DFB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJ DFB#X0, R5F101MK DFB#X0, R5F101ML DFB#X0 R5F101MFGFB#V0, R5F101MG GFB#V0, R5F101MH GFB#V0, R5F101MJ GFB#V0 R5F101MFGFB#X0, R5F101MG GFB#X0, R5F101MH GFB#X0, R5F101MJ GFB#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f_X) ^{Note}	Ceramic resonator/ crystal resonator	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	1.0		20.0	MHz
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	1.0		16.0	MHz
		$1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$	1.0		8.0	MHz
		$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	1.0		4.0	MHz
XT1 clock oscillation frequency (f_X) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency	f_{IH}			1		32	MHz
High-speed on-chip oscillator clock frequency accuracy		-20 to $+85^\circ\text{C}$	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.0		+1.0	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.0		+5.0	%
		-40 to -20°C	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	f_{IL}				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	I_{OH1}	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-10.0 ^{Note 2}	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%$ ^{Note 3})	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-55.0	mA
			$2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$		-10.0	mA
			$1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$		-5.0	mA
			$1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$		-2.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3})	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-80.0	mA
			$2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$		-19.0	mA
			$1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$		-10.0	mA
			$1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$		-5.0	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		-135.0 ^{Note 4}	mA
	I_{OH2}	Per pin for P20 to P27, P150 to P156	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-0.1 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-1.5	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0} , EV_{DD1} , V_{DD} pins to an output pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

4. The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA .

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I_{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{DD0}$		1	μA		
	I_{LIH2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{DD}$		1	μA		
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{DD}$	In input port or external clock input	1	μA		
						10	μA		
Input leakage current, low	I_{LIL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$		-1	μA		
	I_{LIL2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{SS}$		-1	μA		
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{SS}$	In input port or external clock input	-1	μA		
						-10	μA		
On-chip pll-up resistance	R_u	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$, In input port		10	20	100	$k\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	I_{DD1}	Operating mode HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					$V_{DD} = 3.0 \text{ V}$		2.3		mA
				Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	8.5	mA
					$V_{DD} = 3.0 \text{ V}$		5.2	8.5	mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	6.6	mA
					$V_{DD} = 3.0 \text{ V}$		4.1	6.6	mA
			$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.0	4.7	mA
					$V_{DD} = 3.0 \text{ V}$		3.0	4.7	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	2.1	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	2.1	mA
		LV (low-voltage main) mode <small>Note 5</small>	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	1.8	mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.2	2.0	mA
					Resonator connection		1.2	2.0	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9	μA
					Resonator connection		4.9	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9	μA
					Resonator connection		5.0	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6	μA
					Resonator connection		5.1	7.7	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3	μA
					Resonator connection		5.3	9.4	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3	μA
					Resonator connection		5.8	13.4	μA

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $AMPHS1 = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode ^{Note 7}	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.86	mA	
				$V_{DD} = 3.0 \text{ V}$			0.62	1.86	mA	
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.50	1.45	mA	
				$V_{DD} = 3.0 \text{ V}$			0.50	1.45	mA	
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.44	1.11	mA	
				$V_{DD} = 3.0 \text{ V}$			0.44	1.11	mA	
		LS (low-speed main) mode ^{Note 7}	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			290	620	μA	
				$V_{DD} = 2.0 \text{ V}$			290	620	μA	
		LV (low-voltage main) mode ^{Note 7}	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			440	680	μA	
				$V_{DD} = 2.0 \text{ V}$			440	680	μA	
		HS (high-speed main) mode ^{Note 7}	$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input			0.31	1.08	mA	
				Resonator connection			0.48	1.28	mA	
			$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			0.31	1.08	mA	
				Resonator connection			0.48	1.28	mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input			0.21	0.63	mA	
				Resonator connection			0.28	0.71	mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			0.21	0.63	mA	
				Resonator connection			0.28	0.71	mA	
		LS (low-speed main) mode ^{Note 7}	$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			110	360	μA	
				Resonator connection			160	420	μA	
			$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 2.0 \text{ V}$	Square wave input			110	360	μA	
				Resonator connection			160	420	μA	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input			0.28	0.61	μA	
				Resonator connection			0.47	0.80	μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input			0.34	0.61	μA	
				Resonator connection			0.53	0.80	μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input			0.41	2.30	μA	
				Resonator connection			0.60	2.49	μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input			0.64	4.03	μA	
				Resonator connection			0.83	4.22	μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input			1.09	8.04	μA	
				Resonator connection			1.28	8.23	μA	
$I_{DD3}^{Note 6}$	STOP mode ^{Note 8}	$T_A = -40^\circ\text{C}$					0.19	0.52	μA	
		$T_A = +25^\circ\text{C}$					0.25	0.52	μA	
		$T_A = +50^\circ\text{C}$					0.32	2.21	μA	
		$T_A = +70^\circ\text{C}$					0.55	3.94	μA	
		$T_A = +85^\circ\text{C}$					1.00	7.95	μA	

(Notes and Remarks are listed on the next page.)

(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$) (2/2)


Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode ^{Note 7}	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.89 mA
				$V_{DD} = 3.0 \text{ V}$			0.62	1.89 mA
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.50	1.48	mA
				$V_{DD} = 3.0 \text{ V}$		0.50	1.48	mA
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.44	1.12	mA
				$V_{DD} = 3.0 \text{ V}$		0.44	1.12	mA
		LS (low-speed main) mode ^{Note 7}	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$		290	620	μA
				$V_{DD} = 2.0 \text{ V}$		290	620	μA
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$		460	700	μA
				$V_{DD} = 2.0 \text{ V}$		460	700	μA
		HS (high-speed main) mode ^{Note 7}	$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.31	1.14	mA
				Resonator connection		0.48	1.34	mA
			$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.31	1.14	mA
				Resonator connection		0.48	1.34	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.21	0.68	mA
				Resonator connection		0.28	0.76	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.21	0.68	mA
				Resonator connection		0.28	0.76	mA
		LS (low-speed main) mode ^{Note 7}	$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input		110	390	μA
				Resonator connection		160	450	μA
			$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 2.0 \text{ V}$	Square wave input		110	390	μA
				Resonator connection		160	450	μA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input		0.31	0.66	μA
				Resonator connection		0.50	0.85	μA
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input		0.38	0.66	μA
				Resonator connection		0.57	0.85	μA
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input		0.47	3.49	μA
				Resonator connection		0.66	3.68	μA
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input		0.80	6.10	μA
				Resonator connection		0.99	6.29	μA
		$I_{DD3}^{Note 6}$	STOP mode ^{Note 8}	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input	1.52	10.46	μA
					Resonator connection	1.71	10.65	μA
				$T_A = -40^\circ\text{C}$		0.19	0.54	μA
				$T_A = +25^\circ\text{C}$		0.26	0.54	μA
				$T_A = +50^\circ\text{C}$		0.35	3.37	μA
				$T_A = +70^\circ\text{C}$		0.68	5.98	μA
				$T_A = +85^\circ\text{C}$		1.40	10.34	μA

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz
LS (low-speed main) mode:	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz
	LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz
 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$



- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t_{KCY1}	$t_{KCY1} \geq 2/f_{CLK}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	62.5		250		500		ns
			$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	83.3		250		500		ns
SCKp high-/low-level width	t_{KH1}, t_{KL1}	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 7$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp \uparrow) <small>Note 1</small>	t_{SIK1}	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		23		110		110		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		33		110		110		ns
Slp hold time (from SCKp \uparrow) <small>Note 2</small>	t_{KSI1}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		10		10		10		ns
Delay time from SCKp \downarrow to SOp output <small>Note 3</small>	t_{KS01}	$C = 20 \text{ pF}$ <small>Note 4</small>			10		10		10	ns


- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp \downarrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp \downarrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp \uparrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


Remarks 1. This value is valid only when CSI00’s peripheral I/O redirect function is not used.

- p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM numbers (g = 1)
3. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.)



- Remarks**
1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number,
n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

(2) When reference voltage (+) = $\text{AV}_{\text{REFP}}/\text{ANI}0$ ($\text{ADREFP}1 = 0$, $\text{ADREFP}0 = 1$), reference voltage (-) = $\text{AV}_{\text{REFM}}/\text{ANI}1$ ($\text{ADREFM} = 1$), target pin : ANI16 to ANI26

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{ss}} = \text{EV}_{\text{ss}0} = \text{EV}_{\text{ss}1} = 0 \text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	± 5.0	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}		1.2	± 8.5	LSB
Conversion time	t _{CONV}	10-bit resolution Target ANI pin : ANI16 to ANI26	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.35	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.35	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 3.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 6.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 2.0	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 2.5	LSB
Analog input voltage	V _{AIN}	ANI16 to ANI26		0		AV_{REFP} and $\text{EV}_{\text{DD}0}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $\text{AV}_{\text{REFP}} < \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

4. When $\text{AV}_{\text{REFP}} < \text{EV}_{\text{DD}0} \leq \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{ss} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode	Unit
		MIN.	MAX.		
SCKp cycle time	t _{KCY1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	600		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	1000		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	2300		ns
SCKp high-level width	t _{KH1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1} /2 – 150		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1} /2 – 340		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1} /2 – 916		ns
SCKp low-level width	t _{KL1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1} /2 – 24		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1} /2 – 36		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1} /2 – 100		ns

Caution Select the TTL input buffer for the S_lp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $AV_{REFP} = V_{DD}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.


4. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

3.6.3 POR circuit characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.45	1.51	1.57	V
	V_{PDR}	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	T_{PW}		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Detection voltage	Supply voltage level	V _{LVDO}	Power supply rise time	3.90	4.06	4.22	V
			Power supply fall time	3.83	3.98	4.13	V
	V _{LVD1}	Power supply rise time	3.60	3.75	3.90	V	
		Power supply fall time	3.53	3.67	3.81	V	
	V _{LVD2}	Power supply rise time	3.01	3.13	3.25	V	
		Power supply fall time	2.94	3.06	3.18	V	
	V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V	
		Power supply fall time	2.85	2.96	3.07	V	
	V _{LVD4}	Power supply rise time	2.81	2.92	3.03	V	
		Power supply fall time	2.75	2.86	2.97	V	
	V _{LVD5}	Power supply rise time	2.70	2.81	2.92	V	
		Power supply fall time	2.64	2.75	2.86	V	
	V _{LVD6}	Power supply rise time	2.61	2.71	2.81	V	
		Power supply fall time	2.55	2.65	2.75	V	
	V _{LVD7}	Power supply rise time	2.51	2.61	2.71	V	
		Power supply fall time	2.45	2.55	2.65	V	
Minimum pulse width	t _{LW}		300			μs	
Detection delay time					300	μs	

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Interrupt and reset mode	V _{LVDD0}	V _{POC2} , V _{POC1} , V _{POC0} = 0, 1, 1, falling reset voltage	2.64	2.75	2.86	V	
		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
	V _{LVDD2}		Falling interrupt voltage	2.75	2.86	2.97	V
	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V	
		V _{LVDD3}		Falling interrupt voltage	2.85	2.96	3.07
	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V	
		Falling interrupt voltage	3.83	3.98	4.13	V	