



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ghgfb-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ghgfb-x0</a>

Table 1-1. List of Ordering Part Numbers

(10/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			D	R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			G	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJD FA#V0, R5F101MK DFA#V0, R5F101MLD FA#V0 R5F101MF DFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJD FA#X0, R5F101MK DFA#X0, R5F101MLD FA#X0 R5F101MFG FA#V0, R5F101MGG FA#V0, R5F101MHG FA#V0, R5F101MJG FA#V0 R5F101MFG FA#X0, R5F101MGG FA#X0, R5F101MHG FA#X0, R5F101MJG FA#X0
		Not mounted	A	R5F101MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			D	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			G	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.12 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



**Cautions**

1. Make EV<sub>VSS0</sub> pin the same potential as V<sub>SS</sub> pin.

2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>VDD0</sub> pin.

3. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).


**Remarks**

1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>VDD0</sub> pins and connect the V<sub>SS</sub> and EV<sub>VSS0</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.14 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



**Cautions** 1. Make EV<sub>SS0</sub>, EV<sub>SS1</sub> pins the same potential as V<sub>ss</sub> pin.


2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub>, EV<sub>DD1</sub> pins (EV<sub>DD0</sub> = EV<sub>DD1</sub>).

3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).


**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

- When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub>, EV<sub>DD0</sub> and EV<sub>DD1</sub> pins and connect the V<sub>ss</sub>, EV<sub>SS0</sub> and EV<sub>SS1</sub> pins to separate ground lines.
- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.3 25-pin products




## 1.5.7 40-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.11 64-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{ss} = EV_{ss0} = 0 \text{ V}$ ) (2/2)




Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD2}$ <small>Note 2</small>	HALT mode	HS (high-speed main) mode <small>Note 7</small>	$f_{IH} = 32 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$	0.54	1.63	mA
					$V_{DD} = 3.0 \text{ V}$	0.54	1.63	mA
				$f_{IH} = 24 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$	0.44	1.28	mA
					$V_{DD} = 3.0 \text{ V}$	0.44	1.28	mA
				$f_{IH} = 16 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$	0.40	1.00	mA
					$V_{DD} = 3.0 \text{ V}$	0.40	1.00	mA
		LS (low-speed main) mode <small>Note 7</small>	$f_{IH} = 8 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 3.0 \text{ V}$	260	530	$\mu\text{A}$	
				$V_{DD} = 2.0 \text{ V}$	260	530	$\mu\text{A}$	
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 3.0 \text{ V}$	420	640	$\mu\text{A}$	
				$V_{DD} = 2.0 \text{ V}$	420	640	$\mu\text{A}$	
		HS (high-speed main) mode <small>Note 7</small>	$f_{MX} = 20 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 5.0 \text{ V}$	Square wave input	0.28	1.00	mA	
				Resonator connection	0.45	1.17	mA	
			$f_{MX} = 20 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 3.0 \text{ V}$	Square wave input	0.28	1.00	mA	
				Resonator connection	0.45	1.17	mA	
			$f_{MX} = 10 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 5.0 \text{ V}$	Square wave input	0.19	0.60	mA	
				Resonator connection	0.26	0.67	mA	
			$f_{MX} = 10 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 3.0 \text{ V}$	Square wave input	0.19	0.60	mA	
				Resonator connection	0.26	0.67	mA	
		LS (low-speed main) mode <small>Note 7</small>	$f_{MX} = 8 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 3.0 \text{ V}$	Square wave input	95	330	$\mu\text{A}$	
				Resonator connection	145	380	$\mu\text{A}$	
			$f_{MX} = 8 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 2.0 \text{ V}$	Square wave input	95	330	$\mu\text{A}$	
				Resonator connection	145	380	$\mu\text{A}$	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = -40^\circ\text{C}$	Square wave input	0.25	0.57	$\mu\text{A}$	
				Resonator connection	0.44	0.76	$\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +25^\circ\text{C}$	Square wave input	0.30	0.57	$\mu\text{A}$	
				Resonator connection	0.49	0.76	$\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +50^\circ\text{C}$	Square wave input	0.37	1.17	$\mu\text{A}$	
				Resonator connection	0.56	1.36	$\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +70^\circ\text{C}$	Square wave input	0.53	1.97	$\mu\text{A}$	
				Resonator connection	0.72	2.16	$\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +85^\circ\text{C}$	Square wave input	0.82	3.37	$\mu\text{A}$	
				Resonator connection	1.01	3.56	$\mu\text{A}$	
$I_{DD3}$ <small>Note 6</small>	STOP mode <small>Note 8</small>	$T_A = -40^\circ\text{C}$			0.18	0.50	$\mu\text{A}$	
		$T_A = +25^\circ\text{C}$			0.23	0.50	$\mu\text{A}$	
		$T_A = +50^\circ\text{C}$			0.30	1.10	$\mu\text{A}$	
		$T_A = +70^\circ\text{C}$			0.46	1.90	$\mu\text{A}$	
		$T_A = +85^\circ\text{C}$			0.75	3.30	$\mu\text{A}$	

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator and subsystem clock are stopped.
  4. When high-speed system clock and subsystem clock are stopped.
  5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 

HS (high-speed main) mode:	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz
LS (low-speed main) mode:	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz
LV (low-voltage main) mode:	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz
  8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

**CSI mode connection diagram (during communication at same potential)****CSI mode serial transfer timing (during communication at same potential)**(When  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 0$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 1$ .)**CSI mode serial transfer timing (during communication at same potential)**(When  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 1$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 0$ .)

- Remarks**
1. p: CSI number ( $p = 00, 01, 10, 11, 20, 21, 30, 31$ )
  2. m: Unit number, n: Channel number ( $mn = 00$  to  $03$ ,  $10$  to  $13$ )

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)  
(3/3)**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp $\downarrow$ ) <sup>Note 1</sup>	tsIK1	4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 k $\Omega$	44		110		110		ns
		2.7 V $\leq$ EV <sub>DD0</sub> < 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 k $\Omega$	44		110		110		ns
		1.8 V $\leq$ EV <sub>DD0</sub> < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>Note 2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$	110		110		110		ns
Slp hold time (from SCKp $\downarrow$ ) <sup>Note 1</sup>	tKS11	4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 k $\Omega$	19		19		19		ns
		2.7 V $\leq$ EV <sub>DD0</sub> < 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 k $\Omega$	19		19		19		ns
		1.8 V $\leq$ EV <sub>DD0</sub> < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>Note 2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$	19		19		19		ns
Delay time from SCKp $\uparrow$ to SO <sub>p</sub> output <sup>Note 1</sup>	tKS01	4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 k $\Omega$		25		25		25	ns
		2.7 V $\leq$ EV <sub>DD0</sub> < 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 k $\Omega$		25		25		25	ns
		1.8 V $\leq$ EV <sub>DD0</sub> < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>Note 2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$		25		25		25	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with EV<sub>DD0</sub>  $\geq$  V<sub>b</sub>.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/2)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	t <sub>KCY2</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	24 MHz $< f_{MCK}$	14/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	12/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 20$ MHz	10/ $f_{MCK}$	—	—	—	—	ns
			4 MHz $< f_{MCK} \leq 8$ MHz	8/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns
			$f_{MCK} \leq 4$ MHz	6/ $f_{MCK}$	—	10/ $f_{MCK}$	—	10/ $f_{MCK}$	ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	24 MHz $< f_{MCK}$	20/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	16/ $f_{MCK}$	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	14/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	12/ $f_{MCK}$	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	8/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V <sup>Note 2</sup>	24 MHz $< f_{MCK}$	48/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	36/ $f_{MCK}$	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	32/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	26/ $f_{MCK}$	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	16/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ .)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .)**




- Remarks**
1. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number,  
n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

### 2.10 Timing of Entry to Flash Memory Programming Modes

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	$t_{SUINIT}$	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	$ts_u$	POR and LVD reset must be released before the external reset is released.	10			$\mu\text{s}$
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	$t_{HD}$	POR and LVD reset must be released before the external reset is released.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark**  $t_{SUINIT}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

$ts_u$ : Time to release the external reset after the TOOL0 pin is set to the low level

$t_{HD}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number , n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  3. fmck: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number ( $mn = 00$ ))
  4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

- (2) When reference voltage (+) =  $AV_{REFP}/ANI0$  (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin : ANI16 to ANI26

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, 2.4 V ≤ AV<sub>REFP</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution Target pin : ANI16 to ANI26	3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	3.1875		39	μs
			2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±0.35	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±0.35	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±3.5	LSB
Differential linearity error <small>Note 1</small>	DLE	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±2.0	LSB
Analog input voltage	V <sub>AiN</sub>	ANI16 to ANI26		0		AV <sub>REFP</sub> and EV <sub>DD0</sub>	V

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When AV<sub>REFP</sub> < V<sub>DD</sub>, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

4. When AV<sub>REFP</sub> < EV<sub>DD0</sub> ≤ V<sub>DD</sub>, the MAX. values are as follows.

Overall error: Add ±4.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

- (3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>DD</sub>, Reference voltage (-) = V<sub>SS</sub>)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution	3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI26	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	3.1875		39	μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	17		39	μs	
		10-bit resolution	3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	3.5625		39	μs
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	17		39	μs	
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			±0.60	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			±4.0	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.0	LSB
Analog input voltage	V <sub>AIN</sub>	ANI0 to ANI14		0		V <sub>DD</sub>	V
		ANI16 to ANI26		0		EV <sub>DD0</sub>	V
		Internal reference voltage output (2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)			V <sub>BGR</sub> <sup>Note 3</sup>		V
		Temperature sensor output voltage (2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)			V <sub>TMP525</sub> <sup>Note 3</sup>		V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

## 4. PACKAGE DRAWINGS

### 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP  
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP  
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP  
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP  
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-0300-0.65	PLSP0020JC-A	S20MC-65-5A4-3	0.12



## 4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,  
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB  
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,  
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB  
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,  
 R5F100GHDDB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB  
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,  
 R5F101GHDDB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB  
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,  
 R5F100GHGFB, R5F100GJGFB


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



## 4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB  
 R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB  
 R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB  
 R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP128-14x20-0.50	PLQP0128KD-A	P128GF-50-GBP-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.

Rev.	Date	Description	
		Page	Summary
3.00	Aug 02, 2013	163	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)
		164, 165	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2)
		166	Modification of table in 3.5.2 Serial interface IICA
		166	Modification of IICA serial transfer timing
		167	Addition of table in 3.6.1 A/D converter characteristics
		167, 168	Modification of table and notes 3 and 4 in 3.6.1 (1)
		169	Modification of description in 3.6.1 (2)
		170	Modification of description and note 3 in 3.6.1 (3)
		171	Modification of description and notes 3 and 4 in 3.6.1 (4)
		172	Modification of table and note in 3.6.3 POR circuit characteristics
		173	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode
		173	Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics
		174	Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART)
		175	Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes
3.10	Nov 15, 2013	123	Caution 4 added.
		125	Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted.
3.30	Mar 31, 2016		Modification of the position of the index mark in 25-pin plastic WFLGA (3 x 3 mm, 0.50 mm pitch) of 1.3.3 25-pin products
			Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]
			Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]
			Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100-pin, 128-pin products]
			<del>ACK</del> corrected to ACK
			<del>ACK</del> corrected to ACK

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--