



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gkafb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gkafb-v0</a>

**Table 1-1. List of Ordering Part Numbers**

(1/12)

Pin count	Package	Data flash	Fields of Application <sup>Note</sup>	Ordering Part Number
20 pins	20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	Mounted	A	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0, R5F1006EASP#V0 R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0, R5F1006EASP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0, R5F1006EDSP#V0 R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0, R5F1006EDSP#X0
			G	R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0, R5F1006EGSP#V0 R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0, R5F1006EGSP#X0
		Not mounted	A	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0, R5F1016EASP#V0 R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0, R5F1016EASP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0, R5F1016EDSP#V0 R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0, R5F1016EDSP#X0
			A	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0, R5F1007EANA#U0 R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0, R5F1007EANA#W0
			D	R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0, R5F1007EDNA#U0 R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0, R5F1007EDNA#W0
			G	R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0, R5F1007EGNA#U0 R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0, R5F1007EGNA#W0
		Not mounted	A	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0, R5F1017EANA#U0 R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0, R5F1017EANA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0, R5F1017EDNA#U0 R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0, R5F1017EDNA#W0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

**Table 1-1. List of Ordering Part Numbers**

(5/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	Mounted	A D G	R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0 R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0 R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0 R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0
		Not mounted	A D	R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0 R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0 R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(10/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			D	R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			G	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJD FA#V0, R5F101MK DFA#V0, R5F101MLD FA#V0 R5F101MF DFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJD FA#X0, R5F101MK DFA#X0, R5F101MLD FA#X0 R5F101MFG FA#V0, R5F101MGG FA#V0, R5F101MHG FA#V0, R5F101MJG FA#V0 R5F101MFG FA#X0, R5F101MGG FA#X0, R5F101MHG FA#X0, R5F101MJG FA#X0
		Not mounted	A	R5F101MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			D	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			G	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.5.9 48-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

**Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.**

Item	20-pin		24-pin		25-pin		30-pin		32-pin		36-pin											
	R5F1006X	R5F1016X	R5F1007X	R5F1017X	R5F1008X	R5F1018X	R5F100AX	R5F101AX	R5F100BX	R5F101BX	R5F100CX	R5F101CX										
Code flash memory (KB)	16 to 64		16 to 64		16 to 64		16 to 128		16 to 128		16 to 128											
Data flash memory (KB)	4	—	4	—	4	—	4 to 8	—	4 to 8	—	4 to 8	—										
RAM (KB)	2 to 4 <sup>Note1</sup>		2 to 4 <sup>Note1</sup>		2 to 4 <sup>Note1</sup>		2 to 12 <sup>Note1</sup>		2 to 12 <sup>Note1</sup>		2 to 12 <sup>Note1</sup>											
Address space	1 MB																					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ( $V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V)																				
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ( $V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V)																				
Subsystem clock	—																					
Low-speed on-chip oscillator	15 kHz (TYP.)																					
General-purpose registers	(8-bit register × 8) × 4 banks																					
Minimum instruction execution time	0.03125 $\mu$ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation)																					
	0.05 $\mu$ s (High-speed system clock: $f_{MX} = 20$ MHz operation)																					
Instruction set	<ul style="list-style-type: none"> <li>• Data transfer (8/16 bits)</li> <li>• Adder and subtractor/logical operation (8/16 bits)</li> <li>• Multiplication (8 bits × 8 bits)</li> <li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>																					
I/O port	Total	16	20	21	26	28	32															
	CMOS I/O	13 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 5)	15 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 6)	15 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 6)	21 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 9)	22 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 9)	26 (N-ch O.D. I/O [ $V_{DD}$ withstand voltage]: 10)															
	CMOS input	3	3	3	3	3	3															
	CMOS output	—	—	1	—	—	—															
	N-ch O.D. I/O (withstand voltage: 6 V)	—	2	2	2	3	3															
Timer	16-bit timer	8 channels																				
	Watchdog timer	1 channel																				
	Real-time clock (RTC)	1 channel <sup>Note 2</sup>																				
	12-bit interval timer (IT)	1 channel																				
	Timer output	3 channels (PWM outputs: 2 <sup>Note 3</sup> )	4 channels (PWM outputs: 3 <sup>Note 3</sup> )	4 channels (PWM outputs: 3 <sup>Note 3</sup> ), 8 channels (PWM outputs: 7 <sup>Note 3</sup> ) <sup>Note 4</sup>																		
	RTC output	—																				

**Notes 1.** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

**2.** Only the constant-period interrupt function when the low-speed on-chip oscillator clock ( $f_{IL}$ ) is selected

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).

(2/2)

Item	80-pin		100-pin		128-pin	
	R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx
Clock output/buzzer output	2		2		2	
	<ul style="list-style-type: none"> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: <math>f_{MAIN} = 20</math> MHz operation)</li> <li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: <math>f_{SUB} = 32.768</math> kHz operation)</li> </ul>					
8/10-bit resolution A/D converter	17 channels		20 channels		26 channels	
Serial interface	[80-pin, 100-pin, 128-pin products]		<ul style="list-style-type: none"> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> </ul>			
I <sup>2</sup> C bus	2 channels		2 channels		2 channels	
Multiplier and divider/multiply-accumulator	<ul style="list-style-type: none"> <li>• <math>16 \text{ bits} \times 16 \text{ bits} = 32 \text{ bits}</math> (Unsigned or signed)</li> <li>• <math>32 \text{ bits} \div 32 \text{ bits} = 32 \text{ bits}</math> (Unsigned)</li> <li>• <math>16 \text{ bits} \times 16 \text{ bits} + 32 \text{ bits} = 32 \text{ bits}</math> (Unsigned or signed)</li> </ul>					
DMA controller	4 channels					
Vectorized interrupt sources	Internal	37		37		41
	External	13		13		13
Key interrupt	8		8		8	
Reset	<ul style="list-style-type: none"> <li>• Reset by <math>\overline{\text{RESET}}</math> pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <sup>Note</sup></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>					
Power-on-reset circuit	<ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 V (TYP.)</li> <li>• Power-down-reset: 1.50 V (TYP.)</li> </ul>					
Voltage detector	<ul style="list-style-type: none"> <li>• Rising edge : 1.67 V to 4.06 V (14 stages)</li> <li>• Falling edge : 1.63 V to 3.98 V (14 stages)</li> </ul>					
On-chip debug function	Provided					
Power supply voltage	$V_{DD} = 1.6$ to 5.5 V ( $T_A = -40$ to $+85^\circ\text{C}$ ) $V_{DD} = 2.4$ to 5.5 V ( $T_A = -40$ to $+105^\circ\text{C}$ )					
Operating ambient temperature	$T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications ) $T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications)					

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

&lt;R&gt;

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.86	mA
				$V_{DD} = 3.0 \text{ V}$			0.62	1.86	mA
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.50	1.45	mA
				$V_{DD} = 3.0 \text{ V}$			0.50	1.45	mA
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.44	1.11	mA
				$V_{DD} = 3.0 \text{ V}$			0.44	1.11	mA
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			290	620	$\mu\text{A}$
				$V_{DD} = 2.0 \text{ V}$			290	620	$\mu\text{A}$
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			440	680	$\mu\text{A}$
				$V_{DD} = 2.0 \text{ V}$			440	680	$\mu\text{A}$
		HS (high-speed main) mode <sup>Note 7</sup>	$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input			0.31	1.08	mA
				Resonator connection			0.48	1.28	mA
			$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			0.31	1.08	mA
				Resonator connection			0.48	1.28	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input			0.21	0.63	mA
				Resonator connection			0.28	0.71	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			0.21	0.63	mA
				Resonator connection			0.28	0.71	mA
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			110	360	$\mu\text{A}$
				Resonator connection			160	420	$\mu\text{A}$
			$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 2.0 \text{ V}$	Square wave input			110	360	$\mu\text{A}$
				Resonator connection			160	420	$\mu\text{A}$
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input			0.28	0.61	$\mu\text{A}$
				Resonator connection			0.47	0.80	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input			0.34	0.61	$\mu\text{A}$
				Resonator connection			0.53	0.80	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input			0.41	2.30	$\mu\text{A}$
				Resonator connection			0.60	2.49	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input			0.64	4.03	$\mu\text{A}$
				Resonator connection			0.83	4.22	$\mu\text{A}$
		$I_{DD3}^{Note 6}$	STOP mode <sup>Note 8</sup>	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input		1.09	8.04	$\mu\text{A}$
				Resonator connection			1.28	8.23	$\mu\text{A}$
				$T_A = -40^\circ\text{C}$			0.19	0.52	$\mu\text{A}$
				$T_A = +25^\circ\text{C}$			0.25	0.52	$\mu\text{A}$
				$T_A = +50^\circ\text{C}$			0.32	2.21	$\mu\text{A}$
				$T_A = +70^\circ\text{C}$			0.55	3.94	$\mu\text{A}$
				$T_A = +85^\circ\text{C}$			1.00	7.95	$\mu\text{A}$

(Notes and Remarks are listed on the next page.)

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD1}$	Operating mode HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.6			mA
					$V_{DD} = 3.0 \text{ V}$		2.6			mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		6.1	9.5		mA
					$V_{DD} = 3.0 \text{ V}$		6.1	9.5		mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.5	5.3		mA
					$V_{DD} = 3.0 \text{ V}$		3.5	5.3		mA
		LV (low-voltage main) mode <small>Note 5</small>	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.5	2.3		mA
					$V_{DD} = 2.0 \text{ V}$		1.5	2.3		mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.9	6.1		mA
					Resonator connection		4.1	6.3		mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.9	6.1		mA
					Resonator connection		4.1	6.3		mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.5	3.7		mA
					Resonator connection		2.5	3.7		mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.4	2.2		mA
					Resonator connection		1.4	2.2		mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.4	2.2		mA
					Resonator connection		1.4	2.2		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		5.4	6.5		$\mu\text{A}$
					Resonator connection		5.5	6.6		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		5.5	6.5		$\mu\text{A}$
					Resonator connection		5.6	6.6		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.6	9.4		$\mu\text{A}$
					Resonator connection		5.7	9.5		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.9	12.0		$\mu\text{A}$
					Resonator connection		6.0	12.1		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		6.6	16.3		$\mu\text{A}$
					Resonator connection		6.7	16.4		$\mu\text{A}$

(Notes and Remarks are listed on the next page.)

**Note** The following conditions are required for low voltage interface when  $\text{EV}_{\text{DD}0} < \text{V}_{\text{DD}}$

$1.8 \text{ V} \leq \text{EV}_{\text{DD}0} < 2.7 \text{ V}$  : MIN. 125 ns


$1.6 \text{ V} \leq \text{EV}_{\text{DD}0} < 1.8 \text{ V}$  : MIN. 250 ns

**Remark**  $f_{\text{MCK}}$ : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)).


m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

#### Minimum Instruction Execution Time during Main System Clock Operation



## 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



#### 2.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate <sup>Note 1</sup>		2.4 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$ Note 2		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—		$f_{MCK}/6$ Note 2		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	—		1.3		0.6 Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when  $EV_{DD0} < V_{DD}$ .

2.4 V  $\leq EV_{DD0} < 2.7 \text{ V}$  : MAX. 2.6 Mbps

1.8 V  $\leq EV_{DD0} < 2.4 \text{ V}$  : MAX. 1.3 Mbps

1.6 V  $\leq EV_{DD0} < 1.8 \text{ V}$  : MAX. 0.6 Mbps

3. The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

16 MHz (2.4 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq 2/f_{CLK}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	62.5		250		500		ns
			$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	83.3		250		500		ns
SCKp high-/low-level width	$t_{KH1}, t_{KL1}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 7$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp $\uparrow$ ) <small>Note 1</small>	$t_{SIK1}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		23		110		110		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		33		110		110		ns
Slp hold time (from SCKp $\uparrow$ ) <small>Note 2</small>	$t_{KSI1}$	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		10		10		10		ns
Delay time from SCKp $\downarrow$ to SOp output <small>Note 3</small>	$t_{KS01}$	$C = 20 \text{ pF}$ <small>Note 4</small>			10		10		10	ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks** 1. This value is valid only when CSI00’s peripheral I/O redirect function is not used.

- p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	t <sub>KCY1</sub>	$t_{KCY1} \geq 4/f_{CLK}$	2.7 V $\leq EV_{DD0} \leq 5.5$ V	125		500		1000		ns
			2.4 V $\leq EV_{DD0} \leq 5.5$ V	250		500		1000		ns
			1.8 V $\leq EV_{DD0} \leq 5.5$ V	500		500		1000		ns
			1.7 V $\leq EV_{DD0} \leq 5.5$ V	1000		1000		1000		ns
			1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		1000		1000		ns
SCKp high-/low-level width	t <sub>Kh1</sub> , t <sub>kl1</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 12		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 18		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 38		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		ns	
Slp setup time (to SCKp↑) <small>Note 1</small>	t <sub>SIK1</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	75		110		110		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	110		110		110		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	220		220		220		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		220		220		ns	
Slp hold time (from SCKp↑) <small>Note 2</small>	t <sub>ksi1</sub>	1.7 V $\leq EV_{DD0} \leq 5.5$ V	19		19		19		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		19		19		ns	
Delay time from SCKp↓ to SOp output <small>Note 3</small>	t <sub>ks01</sub>	1.7 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF <sup>Note 4</sup>		25		25		25	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF <sup>Note 4</sup>		—		25		25	ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


**Notes** 1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode:  $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 32 MHz  
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 16 MHz

**Remarks** 1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)  
2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency  
3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)  
4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)**



**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**



**Remarks** 1.  $R_b[\Omega]$ :Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance

2. r: IIC number ( $r = 00, 01, 10, 11, 20, 21, 30, 31$ ), g: PIM number ( $g = 0, 1, 4, 5, 8, 14$ ), h: POM number ( $g = 0, 1, 4, 5, 7 \text{ to } 9, 14$ )

3.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ( $m = 0, 1$ ), n: Channel number ( $n = 0 \text{ to } 3$ ), mn = 00 to 03, 10 to 13)

## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode	Unit
		MIN.	MAX.		
Transfer rate	Reception	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	Theoretical value of the maximum transfer rate f <sub>CLK</sub> = 32 MHz, f <sub>MCK</sub> = f <sub>CLK</sub>	f <sub>MCK</sub> /12 <sup>Note 1</sup>	bps
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	Theoretical value of the maximum transfer rate f <sub>CLK</sub> = 32 MHz, f <sub>MCK</sub> = f <sub>CLK</sub>	f <sub>MCK</sub> /12 <sup>Note 1</sup>	Mbps
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	Theoretical value of the maximum transfer rate f <sub>CLK</sub> = 32 MHz, f <sub>MCK</sub> = f <sub>CLK</sub>	f <sub>MCK</sub> /12 <sup>Notes 1,2</sup>	bps

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>.  
2.4 V ≤ EV<sub>DD0</sub> < 2.7 V : MAX. 1.3 Mbps

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remarks** 1. V<sub>b</sub>[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↑) <sup>Note</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	162		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	354		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	958		ns
Slp hold time (from SCKp↑) <sup>Note</sup>	t <sub>KSI1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	38		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
Delay time from SCKp↓ to SO <sub>p</sub> output <sup>Note</sup>	t <sub>KSO1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ		200	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		390	ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		966	ns

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

### 3.5.2 Serial interface IICA

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit	
			Standard Mode		Fast Mode			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	$f_{SCL}$	Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$	—	—	0	400	kHz	
		Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	0	100	—	—	kHz	
Setup time of restart condition	$t_{SU:STA}$		4.7		0.6		$\mu\text{s}$	
Hold time <sup>Note 1</sup>	$t_{HD:STA}$		4.0		0.6		$\mu\text{s}$	
Hold time when SCLA0 = "L"	$t_{LOW}$		4.7		1.3		$\mu\text{s}$	
Hold time when SCLA0 = "H"	$t_{HIGH}$		4.0		0.6		$\mu\text{s}$	
Data setup time (reception)	$t_{SU:DAT}$		250		100		ns	
Data hold time (transmission) <sup>Note 2</sup>	$t_{HD:DAT}$		0	3.45	0	0.9	$\mu\text{s}$	
Setup time of stop condition	$t_{SU:STO}$		4.0		0.6		$\mu\text{s}$	
Bus-free time	$t_{BUF}$		4.7		1.3		$\mu\text{s}$	

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of  $t_{HD:DAT}$  is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics ( $I_{OH1}$ ,  $I_{OL1}$ ,  $V_{OH1}$ ,  $V_{OL1}$ ) must satisfy the values in the redirect destination.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}$ ,  $R_b = 2.7 \text{ k}\Omega$   
 Fast mode:  $C_b = 320 \text{ pF}$ ,  $R_b = 1.1 \text{ k}\Omega$

**IICA serial transfer timing**




**Remark**  $n = 0, 1$

## 4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA  
 R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA  
 R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA  
 R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA  
 R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04



### 4.3 25-pin Products

R5F1008AALA, R5F1008CALA, R5F1008DALA, R5F1008EALA  
 R5F1018AALA, R5F1018CALA, R5F1018DALA, R5F1018EALA  
 R5F1008AGLA, R5F1008CGLA, R5F1008DGLA, R5F1008EGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA25-3x3-0.50	PWLG0025KA-A	P25FC-50-2N2-2	0.01



©2012 Renesas Electronics Corporation. All rights reserved.

Revision History		RL78/G13 Data Sheet	
Rev.	Date	Description	
		Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing