



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 38 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 12x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 52-LQFP |
| Supplier Device Package | 52-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100jcafa-x0 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 1-1. | List of Ordering Part Numbers |
|------------|-------------------------------|
|------------|-------------------------------|

| | | | | (4/12) |
|--------------|---------------------------|------------|--------------------------|---|
| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
| 44 pins | 44-pin plastic LQFP | Mounted | А | R5F100FAAFP#V0, R5F100FCAFP#V0, R5F100FDAFP#V0, |
| | (10 $	imes$ 10 mm, 0.8 mm | | | R5F100FEAFP#V0, R5F100FFAFP#V0, R5F100FGAFP#V0, |
| | pitch) | | | R5F100FHAFP#V0, R5F100FJAFP#V0, R5F100FKAFP#V0, |
| | | | | R5F100FLAFP#V0 |
| | | | | R5F100FAAFP#X0, R5F100FCAFP#X0, R5F100FDAFP#X0, |
| | | | | R5F100FEAFP#X0, R5F100FFAFP#X0, R5F100FGAFP#X0, |
| | | | | R5F100FHAFP#X0, R5F100FJAFP#X0, R5F100FKAFP#X0, |
| | | | | R5F100FLAFP#X0 |
| | | | D | R5F100FADFP#V0, R5F100FCDFP#V0, R5F100FDDFP#V0, |
| | | | | R5F100FEDFP#V0, R5F100FFDFP#V0, R5F100FGDFP#V0, |
| | | | | R5F100FHDFP#V0, R5F100FJDFP#V0, R5F100FKDFP#V0, |
| | | | | R5F100FLDFP#V0 |
| | | | | R5F100FADFP#X0, R5F100FCDFP#X0, R5F100FDDFP#X0, |
| | | | | R5F100FEDFP#X0, R5F100FFDFP#X0, R5F100FGDFP#X0, |
| | | | | R5F100FHDFP#X0, R5F100FJDFP#X0, R5F100FKDFP#X0, |
| | | | | R5F100FLDFP#X0 |
| | | | G | R5F100FAGFP#V0, R5F100FCGFP#V0, R5F100FDGFP#V0, |
| | | | | R5F100FEGFP#V0, R5F100FFGFP#V0, R5F100FGGFP#V0, |
| | | | | R5F100FHGFP#V0, R5F100FJGFP#V0 |
| | | | | R5F100FAGFP#X0, R5F100FCGFP#X0, R5F100FDGFP#X0, |
| | | | | R5F100FEGFP#X0, R5F100FFGFP#X0, R5F100FGGFP#X0, |
| | | | | R5F100FHGFP#X0, R5F100FJGFP#X0 |
| | | Not | А | R5F101FAAFP#V0, R5F101FCAFP#V0, R5F101FDAFP#V0, |
| | | mounted | | R5F101FEAFP#V0, R5F101FFAFP#V0, R5F101FGAFP#V0, |
| | | | | R5F101FHAFP#V0, R5F101FJAFP#V0, R5F101FKAFP#V0, |
| | | | | R5F101FLAFP#V0 |
| | | | | R5F101FAAFP#X0, R5F101FCAFP#X0, R5F101FDAFP#X0, |
| | | | | R5F101FEAFP#X0, R5F101FFAFP#X0, R5F101FGAFP#X0, |
| | | | | R5F101FHAFP#X0, R5F101FJAFP#X0, R5F101FKAFP#X0, |
| | | | | R5F101FLAFP#X0 |
| | | | D | R5F101FADFP#V0, R5F101FCDFP#V0, R5F101FDDFP#V0, |
| | | | | R5F101FEDFP#V0, R5F101FFDFP#V0, R5F101FGDFP#V0, |
| | | | | R5F101FHDFP#V0, R5F101FJDFP#V0, R5F101FKDFP#V0, |
| | | | | R5F101FLDFP#V0 |
| | | | | R5F101FADFP#X0, R5F101FCDFP#X0, R5F101FDDFP#X0, |
| | | | | R5F101FEDFP#X0, R5F101FFDFP#X0, R5F101FGDFP#X0, |
| | | | | R5F101FHDFP#X0, R5F101FJDFP#X0, R5F101FKDFP#X0, |
| | | | | R5F101FLDFP#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



| | 1 | -1 | 1 | (7/12) |
|--------------|---------------------------------|---------------|--------------------------|--|
| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
| 52 pins | 52-pin plastic LQFP (10 × 10 | Mounted | A | R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, |
| | mm, 0.65 mm | | | R5F100JJAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 |
| | pitch) | | | R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0, |
| | | | | R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, |
| | | | | R5F100JJAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 |
| | | | D | R5F100JCDFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, |
| | | | | R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, |
| | | | | R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 |
| | | | | R5F100JCDFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, |
| | | | | R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, |
| | | | | R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 |
| | | | G | R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, |
| | | | | R5F100JFGFA#V0,R5F100JGGFA#V0,R5F100JHGFA#V0, |
| | | | | R5F100JJGFA#V0 |
| | | | | R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, |
| | | | | R5F100JFGFA#X0,R5F100JGGFA#X0, R5F100JHGFA#X0, |
| | | | | R5F100JJGFA#X0 |
| | | Not | А | R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0, |
| | | mounted | | R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, |
| | | | | R5F101JJAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 |
| | | | | R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0, |
| | | | | R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, |
| | | | | R5F101JJAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 |
| | | | D | R5F101JCDFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, |
| | | | | R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, |
| | | | | R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 |
| | | | | R5F101JCDFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, |
| | | | | R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, |
| | | | | R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



• 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to $V_{\mbox{\scriptsize ss.}}$



1.5.4 30-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

| | Item | 20-p | oin | 24- | pin | 25 | -pin | 30- | pin | 32- | pin | (1/2 36- | pin |
|---------------------------|--|---|---|--|--|--|--|---|---------------------|--|---------------------|---|--------------------|
| | | , ד | Ъ | Я | גר | д | גר | Ъ | דג | Ъ | ភ្ល | Ъ | |
| | | 5F1 | 5F1 | 5F10 | 5F10 | 5F10 | 5F10 | 5F10 | 5F10 | 5F10 | 5F10 | 5F10 | 5F1(|
| | | R5F1006x | R5F1016x | R5F1007x | R5F1017x | R5F1008x | R5F1018x | R5F100Ax | R5F101Ax | R5F100Bx | R5F101Bx | R5F100Cx | R5F101Cx |
| Code flash me | emory (KB) | 16 to | 64 | 16 t | o 64 | 161 | o 64 | 16 to | 128 | | 128 | 16 to | 128 |
| Data flash me | emory (KB) | 4 | _ | 4 | _ | 4 | _ | 4 to 8 | _ | 4 to 8 | _ | 4 to 8 | - |
| RAM (KB) | | 2 to 4 | Note1 | 2 to | 4 ^{Note1} | 2 to | 4 ^{Note1} | 2 to ⁻ | 12 ^{Note1} | 2 to 1 | 2 ^{Note1} | 2 to ⁻ | 2 ^{Note1} |
| Address spac | e | 1 MB | | • | | L | | | | | | | |
| Main system clock | High-speed system clock | HS (High HS (High LS (Low | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | | | | | | | | |
| | High-speed on-chip oscillator | HS (High LS (Low | HS (High-speed main) mode: 1 to 32 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V) | | | | | | | | | | |
| Subsystem cl | ock | | | | | | | | | | | | |
| Low-speed or | n-chip oscillator | 15 kHz (| TYP.) | | | | | | | | | | |
| General-purpose registers | | (8-bit register × 8) × 4 banks | | | | | | | | | | | |
| Minimum inst | ruction execution time | 0.03125 μ s (High-speed on-chip oscillator: f _{IH} = 32 MHz operation) | | | | | | | | | | | |
| | | 0.05 µs (High-speed system clock: f _{MX} = 20 MHz operation) | | | | | | | | | | | |
| Instruction set | | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | | | | | | |
| I/O port | Total | 16 | 16 20 | | | | 20 21 26 28 | | | | 8 | 32 | |
| | CMOS I/O | 13 (N-ch O [V₀₀ with voltage | .D. I/O nstand | (N-ch C | thstand | (N-ch ([V _{DD} w | 5 D.D. I/O thstand ge]: 6) | 2 (N-ch C [V⊳⊳ wi voltag | D.D. I/O thstand | 2 (N-ch C [V _{DD} wi [*] voltag | D.D. I/O thstand | 2 (N-ch C [V _{DD} wi voltag | D.D. I/C |
| | CMOS input | 3 | | : | 3 | | 3 | : | 3 | 3 | 3 | 3 | 3 |
| | CMOS output | - | | - | - | | 1 | - | - | - | - | - | - |
| | N-ch O.D. I/O (withstand voltage: 6 V) | - | | 2 | 2 | | 2 | 2 | 2 | 3 | 3 | 3 | 3 |
| Timer | 16-bit timer | | | | | | 8 cha | nnels | | | | | |
| | Watchdog timer | 1 channel | | | | | | | | | | | |
| | Real-time clock (RTC) | | | | | | 1 chan | nel Note 2 | | | | | |
| | 12-bit interval timer (IT) | | | | | | 1 cha | nnel | | | | | |
| | Timer output | 3 channels 4 channels 4 channels (PWM outputs: 3 ^{Note 3}), (PWM outputs: (PWM outputs: 3 ^{Note 3}) 8 channels (PWM outputs: 7 ^{Note 3}) 2 ^{Note 3}) 8 channels (PWM outputs: 7 ^{Note 3}) | | | | | | | | | | | |
| | RTC output | | | • | | | | - | | | | | |
| Notes 1. | The flash library us The target products R5F100xD, R5F R5F100xE, R5F For the RAM areas for RL78 Family (I Only the constant | s and sta 101xD (: 101xE () used by R20UT29 | $\begin{array}{l} \text{rt addr} \\ x = 6 \text{ to} \\ x = 6 \text{ to} \\ \text{r the flate} \\ \textbf{944}. \end{array}$ | ress of t o 8, A to o 8, A to ash libra | he RAN o C): S o C): S ury, see | A areas Start add Start add Start add Self R | used by dress Ff dress Ff AM list | y the fla F300H EF00H of Flas | sh libra h Self- | ry are s Progra i | hown b mming | Library | |

^{2.} Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fiL) is selected



2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V})$ (1/2)

| Parameter | Symbol | | | Conditions | 1 | 1 | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|--------|----------------|--|--|------------------|-------------------------|----------|------|------|------|
| Supply current ^{Note 1} | IDD1 | Operating mode | HS (high- speed main) mode ^{Note 5} | f⊪ = 32 MHz ^{№te 3} | Basic | VDD = 5.0 V | | 2.1 | | mA |
| current | | | | | operation | $V_{DD} = 3.0 V$ | | 2.1 | | mA |
| | | | mode | | Normal | V _{DD} = 5.0 V | | 4.6 | 7.0 | mA |
| | | | | | operation | $V_{DD} = 3.0 V$ | | 4.6 | 7.0 | mA |
| | | | | $f_{\text{IH}} = 24 \text{ MHz}^{\text{Note 3}}$ | Normal | $V_{DD} = 5.0 V$ | | 3.7 | 5.5 | mA |
| | | | | | operation | $V_{DD} = 3.0 V$ | | 3.7 | 5.5 | mA |
| | | | | fıн = 16 MHz ^{№te 3} | Normal | VDD = 5.0 V | | 2.7 | 4.0 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 2.7 | 4.0 | mA |
| | | | LS (low- | fін = 8 MHz ^{Note 3} | Normal | VDD = 3.0 V | | 1.2 | 1.8 | mA |
| | | | speed main) mode ^{Note 5} | | operation | V _{DD} = 2.0 V | | 1.2 | 1.8 | mA |
| | | | LV (low- | $f_{IH} = 4 \text{ MHz}^{Note 3}$ | Normal | V _{DD} = 3.0 V | | 1.2 | 1.7 | mA |
| | | | voltage main) mode Note 5 | | operation | V _{DD} = 2.0 V | | 1.2 | 1.7 | mA |
| | | | HS (high- | f _{MX} = 20 MHz ^{Note 2} , | Normal | Square wave input | | 3.0 | 4.6 | mA |
| | | | speed main) mode ^{Note 5} | $V_{DD} = 5.0 V$ | operation | Resonator connection | | 3.2 | 4.8 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 2},$ | Normal operation | Square wave input | | 3.0 | 4.6 | mA |
| | | | | $V_{DD} = 3.0 V$ | | Resonator connection | | 3.2 | 4.8 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | Normal operation | Square wave input | | 1.9 | 2.7 | mA |
| | | | | $V_{DD} = 5.0 V$ | | Resonator connection | | 1.9 | 2.7 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 2},$ | Normal | Square wave input | | 1.9 | 2.7 | mA |
| | | | | $V_{DD} = 3.0 V$ | operation | Resonator connection | | 1.9 | 2.7 | mA |
| | | | LS (low- speed main) mode Note 5 | $f_{MX} = 8 \text{ MHz}^{Note 2},$ | Normal operation | Square wave input | | 1.1 | 1.7 | mA |
| | | | | $V_{DD} = 3.0 V$ | | Resonator connection | | 1.1 | 1.7 | mA |
| | | | | f _{MX} = 8 MHz ^{Note 2} , | Normal | Square wave input | | 1.1 | 1.7 | mA |
| | | | | $V_{DD} = 2.0 V$ | operation | Resonator connection | | 1.1 | 1.7 | mA |
| | | | Subsystem | fsuв = 32.768 kHz | Normal | Square wave input | | 4.1 | 4.9 | μA |
| | | | clock operation | Note 4 $T_A = -40^{\circ}C$ | operation | Resonator connection | | 4.2 | 5.0 | μA |
| | | | | fsuв = 32.768 kHz | Normal | Square wave input | | 4.1 | 4.9 | μA |
| | | | | ^{Note 4} T _A = +25°C | operation | Resonator connection | | 4.2 | 5.0 | μA |
| | | | | fsuв = 32.768 kHz | Normal | Square wave input | | 4.2 | 5.5 | μA |
| | | | | Note 4 | operation | Resonator | | 4.3 | 5.6 | μΑ |
| | | | | T _A = +50°C | | connection | | | | |
| | | | | fsuв = 32.768 kHz | Normal | Square wave input | | 4.3 | 6.3 | μA |
| | | | | Note 4 $T_A = +70^{\circ}C$ | operation | Resonator connection | | 4.4 | 6.4 | μA |
| | | | | fsuв = 32.768 kHz | Normal | Square wave input | <u> </u> | 4.6 | 7.7 | μA |
| | | | | Note 4 $T_A = +85^{\circ}C$ | operation | Resonator connection | | 4.7 | 7.8 | μA |

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$





TCY vs VDD (LS (low-speed main) mode)



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/5)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|--------|---|---|------|------|------------------------|------|
| Output current, high ^{∾te 1} | Іон1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $2.4~V \leq EV_{DD0} \leq 5.5~V$ | | | -3.0 Note 2 | mA |
| | | P40 to P47, P102 to P106, P120, | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -30.0 | mA |
| | | | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -10.0 | mA |
| | | P125 to P127, P130, P140 to P145 (When duty $\leq 70\%^{\text{Note 3}}$) | $2.4~V \leq EV_{\text{DD0}} < 2.7~V$ | | | -5.0 | mA |
| | | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to | | | | -30.0 | mA |
| | | | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -19.0 | mA |
| | | P117, P146, P147 (When duty $\leq 70\%^{\text{Note 3}}$) | $2.4~V \leq EV_{DD0} < 2.7~V$ | | | -10.0 | mA |
| | | Total of all pins (When duty ≤ 70% ^{№te 3}) | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -60.0 | mA |
| | Іон2 | Per pin for P20 to P27, P150 to P156 | 2,4 V \leq V_{DD} \leq 5.5 V | | | -0.1 ^{Note 2} | mA |
| | | Total of all pins (When duty $\leq 70\%^{Note 3}$) | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -1.5 | mA |

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------|-----------------------|------------------------|---------------------------------------|---|-------------------------|------|------|-------|------|
| Supply | IDD2 | HALT | HS (high- | fin = 32 MHz ^{Note 4} | $V_{DD} = 5.0 V$ | | 0.54 | 2.90 | mA |
| Current | Note 2 | mode | speed main) mode ^{Note 7} | | $V_{DD} = 3.0 V$ | | 0.54 | 2.90 | mA |
| | | | | fin = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.44 | 2.30 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 2.30 | mA |
| | | | | fin = 16 MHz ^{Note 4} | $V_{DD} = 5.0 V$ | | 0.40 | 1.70 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.40 | 1.70 | mA |
| | | | HS (high- | $f_{MX} = 20 \text{ MHz}^{Note 3}$, | Square wave input | | 0.28 | 1.90 | mA |
| | | | speed main) mode ^{Note 7} | $V_{DD} = 5.0 V$ | Resonator connection | | 0.45 | 2.00 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3}$, | Square wave input | | 0.28 | 1.90 | mA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.45 | 2.00 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 0.19 | 1.02 | mA |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 0.26 | 1.10 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 0.19 | 1.02 | mA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.26 | 1.10 | mA |
| | | | Subsystem clock operation | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.25 | 0.57 | μA |
| | | | | $T_A = -40^{\circ}C$ | Resonator connection | | 0.44 | 0.76 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.30 | 0.57 | μA |
| | | | | T _A = +25°C f _{SUB} = 32.768 kHz ^{Note 5} | Resonator connection | | 0.49 | 0.76 | μA |
| | | | | | Square wave input | | 0.37 | 1.17 | μA |
| | | | | $T_A = +50^{\circ}C$ | Resonator connection | | 0.56 | 1.36 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.53 | 1.97 | μA |
| | | | | $T_A = +70^{\circ}C$ | Resonator connection | | 0.72 | 2.16 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.82 | 3.37 | μA |
| | | | | $T_A = +85^{\circ}C$ | Resonator connection | | 1.01 | 3.56 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 3.01 | 15.37 | μA |
| | | | | $T_A = +105^{\circ}C$ | Resonator connection | | 3.20 | 15.56 | μA |
| | DD3 ^{Note 6} | STOP | $T_{\text{A}} = -40^{\circ}C$ | | | | 0.18 | 0.50 | μA |
| | | mode ^{Note 8} | $T_A = +25^{\circ}C$ | | | | 0.23 | 0.50 | μA |
| | | | T _A = +50°C | | | | 0.30 | 1.10 | μA |
| | | | $T_A = +70^{\circ}C$ | | | | 0.46 | 1.90 | μA |
| | | | $T_A = +85^{\circ}C$ | | | | 0.75 | 3.30 | μA |
| | | | T _A = +105°C | ; | | | 2.94 | 15.30 | μA |

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (TA = -40 to $+105^{\circ}$ C, 2.4 V $\leq EV_{DD0} \leq V_{DD} \leq 5.5$ V, Vss = EVss₀ = 0 V) (2/2)

(Notes and Remarks are listed on the next page.)



- Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is in operation.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- **9.** Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



TI/TO Timing





| (2) | During communication at same potential (CSI mode) (master mode, SCKp internal clock output) |
|-----|--|
| | $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ |

| Parameter | Symbol | Conditions | | HS (high-spee | HS (high-speed main) Mode | | |
|--|--------|---|---|---------------|---------------------------|----|--|
| | | | | MIN. | MAX. | | |
| SCKp cycle time | tkCY1 | $t_{KCY1} \geq 4/f_{CLK}$ | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 250 | | ns | |
| | | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 500 | | ns | |
| SCKp high-/low-level width | tкнı, | $4.0 \ V \leq EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | tксү1/2 – 24 | | ns | |
| | tĸ∟ı | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | tксү1/2 – 36 | | ns | |
| | | $2.4 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | tксү1/2 – 76 | | ns | |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik1 | $4.0 \ V \leq EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 66 | | ns | |
| | | $2.7 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 66 | | ns | |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 113 | | ns | |
| SIp hold time (from SCKp^) $^{\mbox{Note 2}}$ | tksi1 | | | | | ns | |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF ^{Note} | 54 | | 50 | ns | |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



| Parameter | Symbol | Conditions | HS (high-spe | ed main) Mode | Unit |
|--------------------------------------|--------|--|--------------|---------------|------|
| | | l T | MIN. | MAX. | |
| SIp setup time | tsik1 | $4.0 \ V \le EV_{\text{DD0}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$ | 162 | | ns |
| (to SCKp↑) ^{Note} | | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ | | | |
| | | $2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$ | 354 | | ns |
| | | C_b = 30 pF, R_b = 2.7 k Ω | | | |
| | | $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ | 958 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$ | | | |
| SIp hold time | tksi1 | $4.0 \ V \le EV_{\text{DD0}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$ | 38 | | ns |
| (from SCKp↑) ^{Note} | | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ | | | |
| | | $2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_{\text{b}} \le 2.7 \ V,$ | 38 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| | | $2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V,$ | 38 | | ns |
| | | $C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| Delay time from SCKp \downarrow to | tkso1 | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ | | 200 | ns |
| SOp output ^{Note} | | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ | | | |
| | | $2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_{\text{b}} \le 2.7 \ V,$ | | 390 | ns |
| | | $C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$ | | | |
| | | $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ | | 966 | ns |
| | | $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ | | | |

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)
 (T₁ = 40 to ±105°C 2.4 V ≤ EVere = EVere ≤ Vere ≤ 5.5 V, Vere = EVere = 6.V)

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- **Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 00, 01, 02, 10, 12, 13), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - **2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EVpp0 = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|---------------------------|--------|--|------------------------------|-----------------------|------|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fscL | $\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$ | | 400 ^{Note 1} | kHz |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | | 400 Note 1 | kHz |
| | | | | 100 ^{Note 1} | kHz |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | | 100 ^{Note 1} | kHz |
| | | $\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | | 100 ^{Note 1} | kHz |
| Hold time when SCLr = "L" | t∟ow | $ \begin{split} & 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $ | 1200 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 1200 | | ns |
| | | | 4600 | | ns |
| | | $\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 4600 | | ns |
| | | $\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$ | 4650 | | ns |
| Hold time when SCLr = "H" | tніgн | | 620 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 500 | | ns |
| | | $\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$ | 2700 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 2400 | | ns |
| | | $\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{\text{DD0}} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$ | 1830 | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG, R5F100LJABG

R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG, R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG, R5F100LJGBG

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-VFBGA64-4x4-0.40 | PVBG0064LA-A | P64F1-40-AA2-2 | 0.03 |



© 2012 Renesas Electronics Corporation. All rights reserved.



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

California Eastern Laboratories. Inc. 4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malavsia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141