

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100jjdfa-v0

Table 1-1. List of Ordering Part Numbers

(7/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAF#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, R5F100JJFAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAF#X0, R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, R5F100JJFAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 R5F100JCDSA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 R5F100JCDSA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, R5F100JFGFA#V0, R5F100JGGFA#V0, R5F100JHGFA#V0, R5F100JJGFA#V0 R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, R5F100JFGFA#X0, R5F100JGGFA#X0, R5F100JHGFA#X0, R5F100JJGFA#X0
			D	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAF#V0, R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, R5F101JJFAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAF#X0, R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, R5F101JJFAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 R5F101JCDSA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 R5F101JCDSA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(10/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			D	R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0
			G	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJD FA#V0, R5F101MK DFA#V0, R5F101MLD FA#V0 R5F101MF DFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJD FA#X0, R5F101MK DFA#X0, R5F101MLD FA#X0 R5F101MFG FA#V0, R5F101MGG FA#V0, R5F101MHG FA#V0, R5F101MJG FA#V0 R5F101MFG FA#X0, R5F101MGG FA#X0, R5F101MHG FA#X0, R5F101MJG FA#X0
		Not mounted	A	R5F101MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			D	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0
			G	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.2 24-pin products

- 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.


2. It is recommended to connect an exposed die pad to V_{ss}.

1.5.5 32-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).

(2/2)

Item	80-pin		100-pin		128-pin	
	R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx
Clock output/buzzer output	2		2		2	
	<ul style="list-style-type: none"> • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: $f_{MAIN} = 20$ MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: $f_{SUB} = 32.768$ kHz operation) 					
8/10-bit resolution A/D converter	17 channels		20 channels		26 channels	
Serial interface	[80-pin, 100-pin, 128-pin products]		<ul style="list-style-type: none"> • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel 			
I ² C bus	2 channels		2 channels		2 channels	
Multiplier and divider/multiply-accumulator	<ul style="list-style-type: none"> • $16 \text{ bits} \times 16 \text{ bits} = 32 \text{ bits}$ (Unsigned or signed) • $32 \text{ bits} \div 32 \text{ bits} = 32 \text{ bits}$ (Unsigned) • $16 \text{ bits} \times 16 \text{ bits} + 32 \text{ bits} = 32 \text{ bits}$ (Unsigned or signed) 					
DMA controller	4 channels					
Vectorized interrupt sources	Internal	37		37		41
	External	13		13		13
Key interrupt	8		8		8	
Reset	<ul style="list-style-type: none"> • Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access 					
Power-on-reset circuit	<ul style="list-style-type: none"> • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) 					
Voltage detector	<ul style="list-style-type: none"> • Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages) 					
On-chip debug function	Provided					
Power supply voltage	$V_{DD} = 1.6$ to 5.5 V ($T_A = -40$ to $+85^\circ\text{C}$) $V_{DD} = 2.4$ to 5.5 V ($T_A = -40$ to $+105^\circ\text{C}$)					
Operating ambient temperature	$T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications) $T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications)					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode ^{Note 7}	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.86 mA	
				$V_{DD} = 3.0 \text{ V}$			0.62	1.86 mA	
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.50	1.45 mA	
				$V_{DD} = 3.0 \text{ V}$			0.50	1.45 mA	
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.44	1.11 mA	
				$V_{DD} = 3.0 \text{ V}$			0.44	1.11 mA	
		LS (low-speed main) mode ^{Note 7}	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			290	620 μA	
				$V_{DD} = 2.0 \text{ V}$			290	620 μA	
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			440	680 μA	
				$V_{DD} = 2.0 \text{ V}$			440	680 μA	
		HS (high-speed main) mode ^{Note 7}	$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input			0.31	1.08 mA	
				Resonator connection			0.48	1.28 mA	
			$f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			0.31	1.08 mA	
				Resonator connection			0.48	1.28 mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$	Square wave input			0.21	0.63 mA	
				Resonator connection			0.28	0.71 mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			0.21	0.63 mA	
				Resonator connection			0.28	0.71 mA	
		LS (low-speed main) mode ^{Note 7}	$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$	Square wave input			110	360 μA	
				Resonator connection			160	420 μA	
			$f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 2.0 \text{ V}$	Square wave input			110	360 μA	
				Resonator connection			160	420 μA	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input			0.28	0.61 μA	
				Resonator connection			0.47	0.80 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input			0.34	0.61 μA	
				Resonator connection			0.53	0.80 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input			0.41	2.30 μA	
				Resonator connection			0.60	2.49 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input			0.64	4.03 μA	
				Resonator connection			0.83	4.22 μA	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input			1.09	8.04 μA	
				Resonator connection			1.28	8.23 μA	
$I_{DD3}^{Note 6}$	STOP mode ^{Note 8}	$T_A = -40^\circ\text{C}$					0.19	0.52 μA	
		$T_A = +25^\circ\text{C}$					0.25	0.52 μA	
		$T_A = +50^\circ\text{C}$					0.32	2.21 μA	
		$T_A = +70^\circ\text{C}$					0.55	3.94 μA	
		$T_A = +85^\circ\text{C}$					1.00	7.95 μA	

(Notes and Remarks are listed on the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
(2/3)**

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp \uparrow) ^{Note 1}	tsIK1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	81		479		479		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	177		479		479		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	479		479		479		ns
Slp hold time (from SCKp \uparrow) ^{Note 1}	tKS11	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	19		19		19		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	19		19		19		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	19		19		19		ns
Delay time from SCKp \downarrow to SO _p output ^{Note 1}	tKS01	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω		100		100		100	ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω		195		195		195	ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω		483		483		483	ns


Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with EV_{DD0} \geq V_b.


Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 0$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 1$.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 1$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 0$.)



- Remarks**
1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

2.5.2 Serial interface IICA

(1) I²C standard mode $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f _{SCL}	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	100	0	100	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	250	—	250	—	ns	
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	3.45	0	3.45	μs	
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	

(Notes, Caution and Remark are listed on the next page.)

- (3) When reference voltage (+) = V_{DD} ($\text{ADREFP1} = 0$, $\text{ADREFP0} = 0$), reference voltage (-) = V_{SS} ($\text{ADREFM} = 0$), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$, Reference voltage (+) = V_{DD} , Reference voltage (-) = V_{SS})


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$		1.2	± 7.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3		1.2	± 10.5	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI26	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	57		95	μs
Conversion time	t _{CONV}	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.375		39	μs
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.5625		39	μs
			2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 0.60	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 0.85	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 0.60	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 4.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 6.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 2.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 2.5	LSB
Analog input voltage	V _{AIN}	ANI0 to ANI14		0		V_{DD}	V
		ANI16 to ANI26		0		EV_{DD0}	V
		Internal reference voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode)		V_{BGR} ^{Note 4}			V
		Temperature sensor output voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode)		V_{TMPS25} ^{Note 4}			V

- Notes**
- Excludes quantization error ($\pm 1/2$ LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - When the conversion time is set to 57 μs (min.) and 95 μs (max.).
 - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

2.10 Timing of Entry to Flash Memory Programming Modes

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	t_{SUINIT}	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts_u	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	t_{HD}	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t_{SUINIT} : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

ts_u : Time to release the external reset after the TOOL0 pin is set to the low level

t_{HD} : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^\circ\text{C}$
R5F100xxGxx

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0}, EV_{DD1}, EV_{SS0}, or EV_{SS1} pin, replace EV_{DD0} and EV_{DD1} with V_{DD}, or replace EV_{SS0} and EV_{SS1} with V_{SS}.
 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 4. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^\circ\text{C}$ to $+105^\circ\text{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to $+85^\circ\text{C}$, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$)**.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^\circ\text{C}$)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Application	
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	$T_A = -40$ to $+85^\circ\text{C}$	$T_A = -40$ to $+105^\circ\text{C}$
Operating mode Operating voltage range	HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 32 MHz $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 4 MHz	HS (high-speed main) mode only: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 32 MHz $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 1.5\% @ T_A = -40$ to -20°C $1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$ $\pm 5.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 5.5\% @ T_A = -40$ to -20°C	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $\pm 2.0\% @ T_A = +85$ to $+105^\circ\text{C}$ $\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 1.5\% @ T_A = -40$ to -20°C
Serial array unit	UART CSI: $f_{CLK}/2$ (supporting 16 Mbps), $f_{CLK}/4$ Simplified I ² C communication	UART CSI: $f_{CLK}/4$ Simplified I ² C communication
I ² CA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (2/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			8.5 ^{Note 2}	mA
		Per pin for P60 to P63			15.0 ^{Note 2}	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% ^{Note 3})	4.0 V ≤ EV _{DD0} ≤ 5.5 V		40.0	mA
			2.7 V ≤ EV _{DD0} < 4.0 V		15.0	mA
			2.4 V ≤ EV _{DD0} < 2.7 V		9.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty ≤ 70% ^{Note 3})	4.0 V ≤ EV _{DD0} ≤ 5.5 V		40.0	mA
			2.7 V ≤ EV _{DD0} < 4.0 V		35.0	mA
			2.4 V ≤ EV _{DD0} < 2.7 V		20.0	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})			80.0	mA
		I _{OL2}	Per pin for P20 to P27, P150 to P156		0.4 ^{Note 2}	mA
			Total of all pins (When duty ≤ 70% ^{Note 3})	2.4 V ≤ V _{DD} ≤ 5.5 V	5.0	mA

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV_{SS0}, EV_{SS1} and V_{SS} pin.
 - Do not exceed the total current value.
 - Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).





- Total output current of pins = (I_{OL} × 0.7)/(n × 0.01)

<Example> Where n = 80% and I_{OL} = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \geq 8.7 \text{ mA}$$


However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


TI/TO Timing**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

CSI mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




Remarks 1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number ($m = 00, 01, 02, 10, 12, 13$), n: Channel number ($n = 0, 2$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

- Notes**
1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ V_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)




- Remarks**
1. $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA
 R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA
 R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGGLA, R5F100CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023




©2012 Renesas Electronics Corporation. All rights reserved.

4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB
 R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB
 R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB
 R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP128-14x20-0.50	PLQP0128KD-A	P128GF-50-GBP-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.