

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 48 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 12x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFBGA |
| Supplier Device Package | 64-VFBGA (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100lcabg-u0 |

Table 1-1. List of Ordering Part Numbers

(3/12)

| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
|--------------|---|----------------|--------------------------|--|
| | | | Note | |
| 36 pins | 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) | Mounted | A G | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CAALA#W0, R5F100CAALA#W0, R5F100CEALA#W0, R5F100CGALA#W0 R5F100CAGLA#W0 R5F100CAGLA#U0, R5F100CAGLA#U0, R5F100CAGLA#U0, R5F100CAGLA#U0 R5F100CAGLA#U0 R5F100CAGLA#W0 R5F100CAGLA#W0 R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0 |
| | | Not mounted | A | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CAALA#W0, R5F101CDALA#W0, |
| 40 pins | 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch) | Mounted | A | R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0 R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 |
| | | | D | R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EEDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 |
| | | | G | R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EEGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EHGNA#W0 |
| | | Not mounted | A D | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EDNA#U0, R5F101EDNA#U0, R5F101EDNA#W0, R5F101 |
| | | | | R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W R5F101EGDNA#W0, R5F101EHDNA#W0 |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.9 48-pin products

• 48-pin plastic LFQFP (7 x 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

• 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



| Pin No. | Name | Pin No. | Name | Pin No. | Name | Pin No. | Name |
|---------|-----------------------------------|---------|---------------------------------|---------|---|---------|---------------------|
| A1 | P05/TI05/TO05 | C1 | P51/INTP2/SO11 | E1 | P13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04) | G1 | P146 |
| A2 | P30/INTP3/RTC1HZ /SCK11/SCL11 | C2 | P71/KR1/SI21/SDA21 | E2 | P14/RxD2/SI20/SDA20 /(SCLA0)/(TI03)/(TO03) | - | P25/ANI5 |
| A3 | P70/KR0/SCK21 /SCL21 | СЗ | P74/KR4/INTP8/SI01 /SDA01 | E3 | P15/SCK20/SCL20/ (TI02)/(TO02) | G3 | P24/ANI4 |
| A4 | P75/KR5/INTP9 /SCK01/SCL01 | C4 | P52/(INTP10) | E4 | P16/TI01/TO01/INTP5 /(SI00)/(RxD0) | G4 | P22/ANI2 |
| A5 | P77/KR7/INTP11/ (TxD2) | C5 | P53/(INTP11) | E5 | P03/ANI16/SI10/RxD1 /SDA10 | G5 | P130 |
| A6 | P61/SDAA0 | C6 | P63 | E6 | P41/TI07/TO07 | G6 | P02/ANI17/SO10/TxD1 |
| A7 | P60/SCLA0 | C7 | Vss | E7 | RESET | G7 | P00/TI00 |
| A8 | EV _{DD0} | C8 | P121/X1 | E8 | P137/INTP0 | G8 | P124/XT2/EXCLKS |
| B1 | P50/INTP1/SI11 /SDA11 | D1 | P55/(PCLBUZ1)/ (SCK00) | F1 | P10/SCK00/SCL00/ (TI07)/(TO07) | H1 | P147/ANI18 |
| B2 | P72/KR2/SO21 | D2 | P06/TI06/TO06 | F2 | P11/SI00/RxD0 /TOOLRxD/SDA00/ (TI06)/(TO06) | H2 | P27/ANI7 |
| B3 | P73/KR3/SO01 | D3 | P17/TI02/TO02/ (SO00)/(TxD0) | F3 | P12/SO00/TxD0 /TOOLTxD/(INTP5)/ (TI05)/(TO05) | H3 | P26/ANI6 |
| B4 | P76/KR6/INTP10/ (RxD2) | D4 | P54 | F4 | P21/ANI1/AVREFM | H4 | P23/ANI3 |
| B5 | P31/TI03/TO03 /INTP4/(PCLBUZ0) | D5 | P42/TI04/TO04 | F5 | P04/SCK10/SCL10 | H5 | P20/ANI0/AVREFP |
| B6 | P62 | D6 | P40/TOOL0 | F6 | P43 | H6 | P141/PCLBUZ1/INTP7 |
| B7 | V _{DD} | D7 | REGC | F7 | P01/TO00 | H7 | P140/PCLBUZ0/INTP6 |
| B8 | EVsso | D8 | P122/X2/EXCLK | F8 | P123/XT1 | H8 | P120/ANI19 |


Cautions 1. Make EVsso pin the same potential as Vss pin.

- 2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the Vss and EV_{SS0} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.

1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (1/2)

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|----------------|------------------|-----------|---|--|----------------------|--------------------------|------|------|------|------|
| Supply | I _{DD1} | Operating | HS (high- | fin = 32 MHz ^{Note 3} | Basic | $V_{DD} = 5.0 \text{ V}$ | | 2.1 | | mA |
| current Note 1 | | mode | speed main) mode Note 5 | | operation | $V_{DD} = 3.0 \text{ V}$ | | 2.1 | | mA |
| | | | mode | | Normal | $V_{DD} = 5.0 \text{ V}$ | | 4.6 | 7.0 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 4.6 | 7.0 | mA |
| | | | | fin = 24 MHz Note 3 | Normal | V _{DD} = 5.0 V | | 3.7 | 5.5 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 3.7 | 5.5 | mA |
| | | | | fin = 16 MHz Note 3 | Normal | V _{DD} = 5.0 V | | 2.7 | 4.0 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 2.7 | 4.0 | mA |
| | | | LS (low- | fin = 8 MHz Note 3 | Normal | $V_{DD} = 3.0 \text{ V}$ | | 1.2 | 1.8 | mA |
| | | | speed main) mode Note 5 | | operation | V _{DD} = 2.0 V | | 1.2 | 1.8 | mA |
| | | | LV (low- | fin = 4 MHz Note 3 | Normal | $V_{DD} = 3.0 \text{ V}$ | | 1.2 | 1.7 | mA |
| | | | voltage main) mode | | operation | V _{DD} = 2.0 V | | 1.2 | 1.7 | mA |
| | | | HS (high- | $f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ | Normal | Square wave input | | 3.0 | 4.6 | mA |
| | | | speed main) mode Note 5 | V _{DD} = 5.0 V | operation | Resonator connection | | 3.2 | 4.8 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ | Normal | Square wave input | | 3.0 | 4.6 | mA |
| | | | V _{DD} = 3.0 V | operation | Resonator connection | | 3.2 | 4.8 | mA | |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ | Normal | Square wave input | | 1.9 | 2.7 | mA |
| | | | | V _{DD} = 5.0 V | operation | Resonator connection | | 1.9 | 2.7 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ | Normal | Square wave input | | 1.9 | 2.7 | mA |
| | | | | V _{DD} = 3.0 V | operation | Resonator connection | | 1.9 | 2.7 | mA |
| | | | LS (low- $f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$, | Normal | Square wave input | | 1.1 | 1.7 | mA | |
| | | | speed main) mode Note 5 | V _{DD} = 3.0 V | operation | Resonator connection | | 1.1 | 1.7 | mA |
| | | | | $f_{MX} = 8 MHz^{Note 2},$ | Normal | Square wave input | | 1.1 | 1.7 | mA |
| | | | | V _{DD} = 2.0 V | operation | Resonator connection | | 1.1 | 1.7 | mA |
| | | | Subsystem | fsuв = 32.768 kHz | Normal | Square wave input | | 4.1 | 4.9 | μА |
| | | | clock operation | Note 4 $T_A = -40^{\circ}C$ | operation | Resonator connection | | 4.2 | 5.0 | μА |
| | | | | fsuB = 32.768 kHz | Normal | Square wave input | | 4.1 | 4.9 | μA |
| | | | | Note 4 TA = +25°C | operation | Resonator connection | | 4.2 | 5.0 | μА |
| | | | | fsuB = 32.768 kHz | Normal | Square wave input | | 4.2 | 5.5 | μΑ |
| | | | | Note 4 $T_A = +50^{\circ}C$ | operation | Resonator connection | | 4.3 | 5.6 | μА |
| | | | | fsuв = 32.768 kHz | Normal | Square wave input | | 4.3 | 6.3 | μΑ |
| | | | Note 4 TA = +70°C | operation | Resonator connection | | 4.4 | 6.4 | μА | |
| | | | | fsuB = 32.768 kHz | Normal | Square wave input | | 4.6 | 7.7 | μА |
| | | | | Note 4 $T_A = +85^{\circ}C$ | operation | Resonator connection | | 4.7 | 7.8 | μА |

(Notes and Remarks are listed on the next page.)



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------|------------------------|------------------------|----------------------------|---|-------------------------|------|------|------|------|
| Supply | DD2 Note 2 | HALT | HS (high- | fin = 32 MHz Note 4 | V _{DD} = 5.0 V | | 0.62 | 1.86 | mA |
| Current Note 1 | Note 2 | mode | speed main) mode Note 7 | | V _{DD} = 3.0 V | | 0.62 | 1.86 | mA |
| | | | mode | fih = 24 MHz Note 4 | V _{DD} = 5.0 V | | 0.50 | 1.45 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 1.45 | mA |
| | | | | fih = 16 MHz Note 4 | V _{DD} = 5.0 V | | 0.44 | 1.11 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.11 | mA |
| | | | LS (low- | fin = 8 MHz Note 4 | V _{DD} = 3.0 V | | 290 | 620 | μA |
| | | | speed main) mode Note 7 | | V _{DD} = 2.0 V | | 290 | 620 | μΑ |
| | | | LV (low- | f _{IH} = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 440 | 680 | μΑ |
| | | | voltage main) mode | | V _{DD} = 2.0 V | | 440 | 680 | μΑ |
| | | | HS (high- | f _{MX} = 20 MHz ^{Note 3} , | Square wave input | | 0.31 | 1.08 | mA |
| | | | speed main) mode Note 7 | V _{DD} = 5.0 V | Resonator connection | | 0.48 | 1.28 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.31 | 1.08 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.48 | 1.28 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.21 | 0.63 | mA |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.28 | 0.71 | mA |
| | | | | f _M x = 10 MHz ^{Note 3} , | Square wave input | | 0.21 | 0.63 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.28 | 0.71 | mA |
| | | | LS (low- | f _M x = 8 MHz ^{Note 3} , | Square wave input | | 110 | 360 | μА |
| | | | speed main) mode Note 7 | V _{DD} = 3.0 V | Resonator connection | | 160 | 420 | μΑ |
| | | | | fmx = 8 MHz ^{Note 3} , | Square wave input | | 110 | 360 | μΑ |
| | | | | V _{DD} = 2.0 V | Resonator connection | | 160 | 420 | μΑ |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.28 | 0.61 | μΑ |
| | | | clock operation | T _A = -40°C | Resonator connection | | 0.47 | 0.80 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.34 | 0.61 | μΑ |
| | | | | T _A = +25°C | Resonator connection | | 0.53 | 0.80 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.41 | 2.30 | μΑ |
| | | | | T _A = +50°C | Resonator connection | | 0.60 | 2.49 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.64 | 4.03 | μΑ |
| | | | | T _A = +70°C | Resonator connection | | 0.83 | 4.22 | μА |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 1.09 | 8.04 | μΑ |
| | | | T _A = +85°C | Resonator connection | | 1.28 | 8.23 | μА | |
| | IDD3 ^{Note 6} | STOP | T _A = -40°C | | | | 0.19 | 0.52 | μΑ |
| | | mode ^{Note 8} | T _A = +25°C | | | | 0.25 | 0.52 | μΑ |
| | | | T _A = +50°C | | | | 0.32 | 2.21 | μΑ |
| | | | T _A = +70°C | | | | 0.55 | 3.94 | μΑ |
| | | | T _A = +85°C | | | | 1.00 | 7.95 | μA |

(Notes and Remarks are listed on the next page.)



- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



2.4 AC Characteristics


(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Items | Symbol | | Conditions | · | MIN. | TYP. | MAX. | Unit |
|--|---------------|---------------------------|-----------------------------------|--|-----------|------|------|--------------------|
| Instruction cycle (minimum | Тсч | Main | HS (high- | $2.7V\!\leq\!V_{DD}\!\leq\!5.5V$ | 0.03125 | | 1 | μS |
| instruction execution time) | | system clock (fmain) | speed main) mode | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 0.0625 | | 1 | μS |
| | | operation | LS (low-speed main) mode | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ | 0.125 | | 1 | μS |
| | | | LV (low- voltage main) mode | 1.6 V ≤ V _{DD} ≤ 5.5 V | 0.25 | | 1 | μS |
| | | Subsystem of | clock (fsuв) | 1.8 V ≤ V _{DD} ≤ 5.5 V | 28.5 | 30.5 | 31.3 | μS |
| | | operation | | | | | | |
| | | In the self | HS (high- | $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ | 0.03125 | | 1 | μS |
| | | programming mode | speed main) mode | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 0.0625 | | 1 | μS |
| | | | LS (low-speed main) mode | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ | 0.125 | | 1 | μS |
| | | | LV (low- voltage main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.25 | | 1 | μS |
| External system clock | fex | 2.7 V ≤ V _{DD} ≤ | ≤ 5.5 V | | 1.0 | | 20.0 | MHz |
| frequency | | 2.4 V ≤ V _{DD} < | | | 1.0 | | 16.0 | MHz |
| | | 1.8 V ≤ V _{DD} < | < 2.4 V | | 1.0 | | 8.0 | MHz |
| | | 1.6 V ≤ V _{DD} < | | | 1.0 | | 4.0 | MHz |
| | fexs | | | | 32 | | 35 | kHz |
| External system clock input | texh, texl | 2.7 V ≤ V _{DD} ≤ | ≤ 5.5 V | | 24 | | | ns |
| high-level width, low-level width | | 2.4 V ≤ V _{DD} < | < 2.7 V | | 30 | | | ns |
| | | 1.8 V ≤ V _{DD} < | < 2.4 V | | 60 | | | ns |
| | | 1.6 V ≤ V _{DD} < | < 1.8 V | | 120 | | | ns |
| | texhs, texhs | | | | 13.7 | | | μS |
| TI00 to TI07, TI10 to TI17 input high-level width, low-level width | tтін, tтіL | | | | 1/fмск+10 | | | ns ^{Note} |
| TO00 to TO07, TO10 to TO17 | fто | HS (high-spe | eed 4.0 V | ≤ EV _{DD0} ≤ 5.5 V | | | 16 | MHz |
| output frequency | | main) mode | 2.7 V | ≤ EV _{DD0} < 4.0 V | | | 8 | MHz |
| | | | 1.8 V | ≤ EV _{DD0} < 2.7 V | | | 4 | MHz |
| | | | 1.6 V | ≤ EV _{DD0} < 1.8 V | | | 2 | MHz |
| | | LS (low-spec | ed 1.8 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 4 | MHz |
| | | main) mode | 1.6 V | ≤ EV _{DD0} < 1.8 V | | | 2 | MHz |
| | | LV (low-volta main) mode | age 1.6 V | \leq EV _{DD0} \leq 5.5 V | | | 2 | MHz |
| PCLBUZ0, PCLBUZ1 output | fpcL | HS (high-spe | eed 4.0 V | $\leq EV_{DD0} \leq 5.5 V$ | | | 16 | MHz |
| frequency | | main) mode | | ≤ EV _{DD0} < 4.0 V | | | 8 | MHz |
| | | | | \leq EV _{DD0} $<$ 2.7 V | | | 4 | MHz |
| | | | | ≤ EV _{DD0} < 1.8 V | | | 2 | MHz |
| | | LS (low-spec | | \leq EV _{DD0} \leq 5.5 V | | | 4 | MHz |
| | | main) mode | _ | ≤ EV _{DD0} < 1.8 V | | | 2 | MHz |
| | | LV (low-volta main) mode | | \leq EV _{DD0} \leq 5.5 V \leq EV _{DD0} $<$ 1.8 V | | | 2 | MHz MHz |
| Interrupt input high-level width, | tinth, | INTP0 | | ≤ V _{DD} ≤ 5.5 V | 1 | | = | μS |
| low-level width | tintl | INTP1 to INT | | ≤ EV _{DD0} ≤ 5.5 V | 1 | | | μS |
| Karrintanının tianın tarınlarınl | tkr | KR0 to KR7 | | ≤ EV _{DD0} ≤ 5.5 V | 250 | | | ns |
| Key interrupt input low-level | | | | | 1 | | 1 | |
| Key interrupt input low-level width | | | 1.6 V | ≤ EV _{DD0} < 1.8 V | 1 | | | μS |


(Note and Remark are listed on the next page.)




AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions | | \ \ | h-speed Mode | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|----------------------|--------|------------|---|------|------------------|--------------------------|------------------|----------------------------|--------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate Note 1 | | 2.4 V≤ EV | odo ≤ 5.5 V | | fMCK/6 Note 2 | | fмск/6 | | fмск/6 | bps |
| | | | Theoretical value of the maximum transfer rate fmck = fclk Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | 1.8 V ≤ EV | $_{\text{DD0}} \leq 5.5 \text{ V}$ | | fMCK/6 Note 2 | | fмск/6 | | fмск/6 | bps |
| | | | Theoretical value of the maximum transfer rate fmck = fclk Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | 1.7 V ≤ EV | $000 \le 5.5 \text{ V}$ | | fMCK/6 Note 2 | | fMCK/6 Note 2 | | fмск/6 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | 1.6 V ≤ EV | $000 \le 5.5 \text{ V}$ | _ | _ | | fMCK/6 Note 2 | | fмск/6 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | _ | | | 1.3 | | 0.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$ $1.8 \text{ V} \le \text{EV}_{\text{DDO}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$ $1.6 \text{ V} \le \text{EV}_{\text{DDO}} < 1.8 \text{ V} : \text{MAX. } 0.6 \text{ Mbps}$

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

 $16~MHz~(2.4~V \leq V_{DD} \leq 5.5~V)$

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

220

220

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ Parameter Symbo Conditions HS (high-speed LS (low-speed main) LV (low-voltage main) Unit main) Mode ı Mode Mode MIN. MIN. MAX. MIN. MAX. MAX. Slp setup time tsik2 $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ $1/f_{MCK}+2$ 1/fmck+30 1/fmck+30 ns (to SCKp↑) Note 1 n $1.8~V \leq EV_{DD0} \leq 5.5~V$ 1/fмск+3 1/fмск+30 1/fмcк+30 ns 0 $1.7~V \leq EV_{DD0} \leq 5.5~V$ 1/fмск+4 $1/f_{MCK}+40$ $1/f_{MCK}+40$ ns 0 1/fмск+40 1/fмск+40 $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ ns Slp hold time tks12 $1.8~V \leq EV_{DD0} \leq 5.5~V$ 1/fмcк+3 1/fмcк+31 1/fмск+31 ns (from SCKp↑) 1 $1.7~V \leq EV_{DD0} \leq 5.5~V$ 1/fмcк+ 1/fмск+ 1/fмcк+ ns 250 250 250 $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ 1/fmck+ 1/fмcк+ ns 250 250 2/f_{MCK+} 2/f_{MCK+} Delay time tks02 C = 30 $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ ns pF Note 4 from SCKp↓ to 44 110 110 SOp output Note $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ 2/fмcк+ 2/fмск+ ns 110 75 110 2/fмск+ $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fмск+ 2/fмск+ ns 110 110 110 $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ 2/fmck+ 2/fмск+ ns 220 220 220 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fмск+ 2/fмск+ ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))

- Notes 1. Total current flowing into V_{DD} and EV_{DDO}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DDO} or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 32~MHz $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 16~MHz

- **8.** Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C


(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V) (2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------|------------------------|------------------------|----------------------------|--|-------------------------|------|------|-------|------|
| Supply | I _{DD2} | HALT | HS (high- | fih = 32 MHz Note 4 | V _{DD} = 5.0 V | | 0.62 | 3.40 | mA |
| Current Note 1 | Note 2 | mode | speed main) mode Note 7 | | V _{DD} = 3.0 V | | 0.62 | 3.40 | mA |
| | | | mode | fin = 24 MHz Note 4 | V _{DD} = 5.0 V | | 0.50 | 2.70 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 2.70 | mA |
| | | | | fin = 16 MHz Note 4 | V _{DD} = 5.0 V | | 0.44 | 1.90 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.90 | mA |
| | | | HS (high- | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.31 | 2.10 | mA |
| | | | speed main) mode Note 7 | V _{DD} = 5.0 V | Resonator connection | | 0.48 | 2.20 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.31 | 2.10 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.48 | 2.20 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 0.21 | 1.10 | mA |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.28 | 1.20 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 0.21 | 1.10 | mA |
| | | | V _{DD} = 3.0 V | Resonator connection | | 0.28 | 1.20 | mA | |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.28 | 0.61 | μΑ |
| | | | clock operation | T _A = -40°C | Resonator connection | | 0.47 | 0.80 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.34 | 0.61 | μΑ |
| | | | | T _A = +25°C | Resonator connection | | 0.53 | 0.80 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.41 | 2.30 | μΑ |
| | | | | T _A = +50°C | Resonator connection | | 0.60 | 2.49 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.64 | 4.03 | μΑ |
| | | | | T _A = +70°C | Resonator connection | | 0.83 | 4.22 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 1.09 | 8.04 | μΑ |
| | | | | T _A = +85°C | Resonator connection | | 1.28 | 8.23 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 5.50 | 41.00 | μΑ |
| | | | | T _A = +105°C | Resonator connection | | 5.50 | 41.00 | μΑ |
| | IDD3 ^{Note 6} | STOP | T _A = -40°C | | | | 0.19 | 0.52 | μΑ |
| | | mode ^{Note 8} | T _A = +25°C | | | | 0.25 | 0.52 | μΑ |
| | | | T _A = +50°C | | | | 0.32 | 2.21 | μΑ |
| | | | T _A = +70°C | | | | 0.55 | 3.94 | μΑ |
| | | | T _A = +85°C | | | | 1.00 | 7.95 | μΑ |
| | | | T _A = +105°C | | | | 5.00 | 40.00 | μΑ |


(Notes and Remarks are listed on the next page.)

TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



(4) During communication at same potential (simplified I²C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

| Parameter | Symbol | Conditions | HS (high-sp Mo | , | Unit |
|-------------------------------|---------|---|-------------------|-----------|------|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fscL | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ | | 400 Note1 | kHz |
| | | $C_b = 50$ pF, $R_b = 2.7$ k Ω | | | |
| | | $2.4~V \leq EV_{DD0} \leq 5.5~V,$ | | 100 Note1 | kHz |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | | | |
| Hold time when SCLr = "L" | tLOW | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ | 1200 | | ns |
| | | $C_b = 50$ pF, $R_b = 2.7$ k Ω | | | |
| | | $2.4~V \leq EV_{DD0} \leq 5.5~V,$ | 4600 | | ns |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | | | |
| Hold time when SCLr = "H" | tніgн | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ | 1200 | | ns |
| | | $C_b = 50$ pF, $R_b = 2.7$ k Ω | | | |
| | | $2.4~V \leq EV_{DD0} \leq 5.5~V,$ | 4600 | | ns |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | | | |
| Data setup time (reception) | tsu:dat | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ | 1/fмск + 220 | | ns |
| | | $C_b = 50$ pF, $R_b = 2.7$ k Ω | Note2 | | |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V,$ | 1/fмск + 580 | | ns |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | Note2 | | |
| Data hold time (transmission) | thd:dat | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ | 0 | 770 | ns |
| | | $C_b = 50$ pF, $R_b = 2.7$ k Ω | | | |
| | | $2.4~V \leq EV_{DD0} \leq 5.5~V,$ | 0 | 1420 | ns |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | | | |

Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | | Condit | ions | HS (high-spee | ed main) Mode | Unit | |
|---------------|---|-------------------------------------|---|------|--|---------------|------------|------|
| | | | | | MIN. | MAX. | | |
| Transfer rate | | Transmission | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ | | | Note 1 | bps | |
| | | | $V,$ $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$ | | Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 1.4 \ k\Omega, \ V_b = 2.7 \ V$ | | 2.6 Note 2 | Mbps |
| | | | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0$ | | | Note 3 | bps | |
| | $\begin{array}{c} \text{I. } \text{V} = 2 \text{ FSS} \text{ V.} \\ \text{V,} \\ \text{2.3 V} \leq \text{V}_b \leq 2.7 \text{ V.} \\ \end{array}$ | | Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = 2.3 \ V$ | | 1.2 Note 4 | Mbps | | |
| | | | 2.4 V ≤ EV _{DD0} < 3.3 | | | Note 5 | bps | |
| | $V,$ $1.6~V \le V_b \le 2.0$ | V , $1.6 \ V \le V_b \le 2.0 \ V$ | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 V$ | | 0.43 Note 6 | Mbps | | |

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD0} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DDO} < 4.0 V and 2.4 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | speed main) ode | Unit |
|---------------------------|--------|---|------|--------------------|------|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fscL | $\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$ | | 400 Note 1 | kHz |
| | | $\begin{aligned} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$ | | 400 Note 1 | kHz |
| | | $ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $ | | 100 Note 1 | kHz |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$ | | 100 Note 1 | kHz |
| | | $\begin{aligned} &2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned}$ | | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tLOW | $\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$ | 1200 | | ns |
| | | $\begin{split} 2.7 \ V & \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$ | 1200 | | ns |
| | | $ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $ | 4600 | | ns |
| | | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$ | 4600 | | ns |
| | | $2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$ | 4650 | | ns |
| Hold time when SCLr = "H" | tнівн | $\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$ | 620 | | ns |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$ | 500 | | ns |
| | | $\begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned}$ | 2700 | | ns |
| | | $\begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned}$ | 2400 | | ns |
| | | $2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$ | 1830 | | ns |

(${f Notes}$ and ${f Caution}$ are listed on the next page, and ${f Remarks}$ are listed on the page after the next page.)

3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------|---|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency | fclk | $2.4~V \le VDD \le 5.5~V$ | 1 | | 32 | MHz |
| Number of code flash rewrites | Cerwr | Retained for 20 years TA = 85°C Note 4 | 1,000 | | | Times |
| Number of data flash rewrites | | Retained for 1 years TA = 25°C | | 1,000,000 | | |
| | | Retained for 5 years TA = 85°C Note 4 | 100,000 | | | |
| | | Retained for 20 years TA = 85°C Note 4 | 10,000 | | | |

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library.
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4. This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps |

| | | Description | | | |
|------|-------------------|---------------|--|--|--|
| Rev. | Date | Page | Summary | | |
| 3.00 | 3.00 Aug 02, 2013 | 118 | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics | | |
| | | 118 | Modification of table and note in 2.6.3 POR circuit characteristics | | |
| | | 119 | Modification of table in 2.6.4 LVD circuit characteristics | | |
| | | 120 | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode | | |
| | | 120 | Renamed to 2.6.5 Power supply voltage rising slope characteristics | | |
| | | 122 | Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes | | |
| | | 123 | Modification of caution 1 and description | | |
| | | 124 | Modification of table and remark 3 in Absolute Maximum Ratings (T _A = 25°C) | | |
| | | 126 | Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics | | |
| | | 126 | Modification of table in 3.2.2 On-chip oscillator characteristics | | |
| | | 127 | Modification of note 3 in 3.3.1 Pin characteristics (1/5) | | |
| | | 128 | Modification of note 3 in 3.3.1 Pin characteristics (2/5) | | |
| | | 133 | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2) | | |
| | | 135 | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2) | | |
| | | 137 | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2) | | |
| | | 139 | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2) | | |
| | | 140 | Modification of (3) Peripheral Functions (Common to all products) | | |
| | | 142 | Modification of table in 3.4 AC Characteristics | | |
| | | 143 | Addition of Minimum Instruction Execution Time during Main System Clock Operation | | |
| | | 143 | Modification of figure of AC Timing Test Points | | |
| | | 143 | Modification of figure of External System Clock Timing | | |
| | | 145 | Modification of figure of AC Timing Test Points | | |
| | | 145 | Modification of description, note 1, and caution in (1) During communication at same potential (UART mode) | | |
| | | 146 | Modification of description in (2) During communication at same potential (CSI mode) | | |
| | | 147 | Modification of description in (3) During communication at same potential (CSI mode) | | |
| | | 149 | Modification of table, note 1, and caution in (4) During communication at same potential (simplified I ² C mode) | | |
| | | 151 | Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) | | |
| | | 152 to 154 | Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) | | |
| | | 155 | Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) | | |
| | | 156 | Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) | | |
| | | 157, 158 | Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) | | |
| | | 160, 161 | Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) | | |