



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 48  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 12x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LQFP (12x12)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100lcdfa-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100lcdfa-x0</a> |



1.3.7 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V<sub>SS</sub>.

1.3.10 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.6 36-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
3. When setting to PIOR = 1

(2/2)

| Item  | 40-pin  |          | 44-pin      |          | 48-pin      |          | 52-pin      |          | 64-pin      |          |  |
|---|---|----------|-------------|----------|-------------|----------|-------------|----------|-------------|----------|--|
|   | R5F100EX  | R5F101EX | R5F100FX    | R5F101FX | R5F100GX    | R5F101GX | R5F100JX    | R5F101JX | R5F100LX    | R5F101LX |  |
| Clock output/buzzer output                  | 2   |          | 2           |          | 2           |          | 2           |          | 2           |          |  |
|   | <ul style="list-style-type: none"> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: <math>f_{MAIN} = 20</math> MHz operation)</li> <li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br/>(Subsystem clock: <math>f_{SUB} = 32.768</math> kHz operation)</li> </ul>   |          |             |          |             |          |             |          |             |          |  |
| 8/10-bit resolution A/D converter           | 9 channels  |          | 10 channels |          | 10 channels |          | 12 channels |          | 12 channels |          |  |
| Serial interface                            | [40-pin, 44-pin products] <ul style="list-style-type: none"> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul> [48-pin, 52-pin products] <ul style="list-style-type: none"> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul> [64-pin products] <ul style="list-style-type: none"> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul> |          |             |          |             |          |             |          |             |          |  |
| I <sup>2</sup> C bus                        | 1 channel   |          | 1 channel   |          | 1 channel   |          | 1 channel   |          | 1 channel   |          |  |
| Multiplier and divider/multiply-accumulator | <ul style="list-style-type: none"> <li>• 16 bits × 16 bits = 32 bits (Unsigned or signed)</li> <li>• 32 bits ÷ 32 bits = 32 bits (Unsigned)</li> <li>• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)</li> </ul>  |          |             |          |             |          |             |          |             |          |  |
| DMA controller                              | 2 channels  |          |             |          |             |          |             |          |             |          |  |
| Vectored interrupt sources                  | Internal  | 27       |             | 27       |             | 27       |             | 27       |             | 27       |  |
|   | External  | 7        |             | 7        |             | 10       |             | 12       |             | 13       |  |
| Key interrupt                               | 4   |          | 4           |          | 6           |          | 8           |          | 8           |          |  |
| Reset                                       | <ul style="list-style-type: none"> <li>• Reset by RESET pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <sup>Note</sup></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>  |          |             |          |             |          |             |          |             |          |  |
| Power-on-reset circuit                      | <ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 V (TYP.)</li> <li>• Power-down-reset: 1.50 V (TYP.)</li> </ul>  |          |             |          |             |          |             |          |             |          |  |
| Voltage detector                            | <ul style="list-style-type: none"> <li>• Rising edge : 1.67 V to 4.06 V (14 stages)</li> <li>• Falling edge : 1.63 V to 3.98 V (14 stages)</li> </ul>   |          |             |          |             |          |             |          |             |          |  |
| On-chip debug function                      | Provided  |          |             |          |             |          |             |          |             |          |  |
| Power supply voltage                        | $V_{DD} = 1.6$ to $5.5$ V ( $T_A = -40$ to $+85^\circ\text{C}$ )<br>$V_{DD} = 2.4$ to $5.5$ V ( $T_A = -40$ to $+105^\circ\text{C}$ )   |          |             |          |             |          |             |          |             |          |  |
| Operating ambient temperature               | $T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications)<br>$T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications)   |          |             |          |             |          |             |          |             |          |  |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>


(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V) (3/5)

| Items                  | Symbol           | Conditions   | MIN.  | TYP.                 | MAX. | Unit                 |   |
|------------------------|------------------|--|---|----------------------|------|----------------------|---|
| Input voltage,<br>high | V <sub>IH1</sub> | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                   | 0.8E <sub>VDD0</sub> |      | E <sub>VDD0</sub>    | V |
|                        | V <sub>IH2</sub> | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143  | TTL input buffer<br>4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V | 2.2                  |      | E <sub>VDD0</sub>    | V |
|                        |                  |  | TTL input buffer<br>3.3 V ≤ E <sub>VDD0</sub> < 4.0 V | 2.0                  |      | E <sub>VDD0</sub>    | V |
|                        |                  |  | TTL input buffer<br>1.6 V ≤ E <sub>VDD0</sub> < 3.3 V | 1.5                  |      | E <sub>VDD0</sub>    | V |
|                        | V <sub>IH3</sub> | P20 to P27, P150 to P156   |   | 0.7V <sub>DD</sub>   |      | V <sub>DD</sub>      | V |
|                        | V <sub>IH4</sub> | P60 to P63   |   | 0.7E <sub>VDD0</sub> |      | 6.0                  | V |
|                        | V <sub>IH5</sub> | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$   |   | 0.8V <sub>DD</sub>   |      | V <sub>DD</sub>      | V |
| Input voltage,<br>low  | V <sub>IL1</sub> | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 | Normal input buffer                                   | 0                    |      | 0.2E <sub>VDD0</sub> | V |
|                        | V <sub>IL2</sub> | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,<br>P80, P81, P142, P143  | TTL input buffer<br>4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V | 0                    |      | 0.8                  | V |
|                        |                  |  | TTL input buffer<br>3.3 V ≤ E <sub>VDD0</sub> < 4.0 V | 0                    |      | 0.5                  | V |
|                        |                  |  | TTL input buffer<br>1.6 V ≤ E <sub>VDD0</sub> < 3.3 V | 0                    |      | 0.32                 | V |
|                        | V <sub>IL3</sub> | P20 to P27, P150 to P156   |   | 0                    |      | 0.3V <sub>DD</sub>   | V |
|                        | V <sub>IL4</sub> | P60 to P63   |   | 0                    |      | 0.3E <sub>VDD0</sub> | V |
|                        | V <sub>IL5</sub> | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$   |   | 0                    |      | 0.2V <sub>DD</sub>   | V |

**Caution** The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is E<sub>VDD0</sub>, even in the N-ch open-drain mode.


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

T<sub>CY</sub> vs V<sub>DD</sub> (LS (low-speed main) mode)



- When the high-speed on-chip oscillator clock is selected
- - - During self programming
- · - · When high-speed system clock is selected

T<sub>CY</sub> vs V<sub>DD</sub> (LV (low-voltage main) mode)



- When the high-speed on-chip oscillator clock is selected
- - - During self programming
- · - · When high-speed system clock is selected

- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
 g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**  
 (T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                | Symbol                                 | Conditions                        | HS (high-speed main) Mode |                           | LS (low-speed main) Mode    |                           | LV (low-voltage main) Mode  |                           | Unit                        |    |
|--|--|-----------------------------------|---------------------------|---------------------------|-----------------------------|---------------------------|-----------------------------|---------------------------|-----------------------------|----|
|  |  |                                   | MIN.                      | MAX.                      | MIN.                        | MAX.                      | MIN.                        | MAX.                      |                             |    |
| SCKp cycle time<br><small>Note 5</small> | t <sub>KCY2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 20 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>        |                             | —                         |                             | —                         | ns                          |    |
|  |  |                                   | f <sub>MCK</sub> ≤ 20 MHz | 6/f <sub>MCK</sub>        |                             | 6/f <sub>MCK</sub>        |                             | 6/f <sub>MCK</sub>        | ns                          |    |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 16 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>        |                             | —                         |                             | —                         | ns                          |    |
|  |  |                                   | f <sub>MCK</sub> ≤ 16 MHz | 6/f <sub>MCK</sub>        |                             | 6/f <sub>MCK</sub>        |                             | 6/f <sub>MCK</sub>        | ns                          |    |
|  |  | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           |                           | 6/f <sub>MCK</sub> and 500  |                           | 6/f <sub>MCK</sub> and 500  |                           | 6/f <sub>MCK</sub> and 500  | ns |
|  |  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           |                           | 6/f <sub>MCK</sub> and 750  |                           | 6/f <sub>MCK</sub> and 750  |                           | 6/f <sub>MCK</sub> and 750  | ns |
|  |  | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           |                           | 6/f <sub>MCK</sub> and 1500 |                           | 6/f <sub>MCK</sub> and 1500 |                           | 6/f <sub>MCK</sub> and 1500 | ns |
|  |  | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           |                           | —                           |                           | 6/f <sub>MCK</sub> and 1500 |                           | 6/f <sub>MCK</sub> and 1500 | ns |
| SCKp high-/low-level width               | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 7  |                             | t <sub>KCY2</sub> /2 – 7  |                             | t <sub>KCY2</sub> /2 – 7  | ns                          |    |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 8  |                             | t <sub>KCY2</sub> /2 – 8  |                             | t <sub>KCY2</sub> /2 – 8  | ns                          |    |
|  |  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 18 |                             | t <sub>KCY2</sub> /2 – 18 |                             | t <sub>KCY2</sub> /2 – 18 | ns                          |    |
|  |  | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 66 |                             | t <sub>KCY2</sub> /2 – 66 |                             | t <sub>KCY2</sub> /2 – 66 | ns                          |    |
|  |  | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           |                           | —                           | t <sub>KCY2</sub> /2 – 66 |                             | t <sub>KCY2</sub> /2 – 66 | ns                          |    |

(Notes, Caution, and Remarks are listed on the next page.)

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (1/2)(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                 | Symbol            | Conditions   | HS (high-speed main) Mode |                | LS (low-speed main) Mode |               | LV (low-voltage main) Mode |               | Unit |
|---------------------------|-------------------|--|---------------------------|----------------|--------------------------|---------------|----------------------------|---------------|------|
|                           |                   |  | MIN.                      | MAX.           | MIN.                     | MAX.          | MIN.                       | MAX.          |      |
| SCLr clock frequency      | f <sub>SCL</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     |                           | 1000<br>Note 1 |                          | 300<br>Note 1 |                            | 300<br>Note 1 | kHz  |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     |                           | 1000<br>Note 1 |                          | 300<br>Note 1 |                            | 300<br>Note 1 | kHz  |
|                           |                   | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    |                           | 400<br>Note 1  |                          | 300<br>Note 1 |                            | 300<br>Note 1 | kHz  |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    |                           | 400<br>Note 1  |                          | 300<br>Note 1 |                            | 300<br>ote 1  | kHz  |
|                           |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ |                           | 300<br>Note 1  |                          | 300<br>Note 1 |                            | 300<br>Note 1 | kHz  |
| Hold time when SCLr = "L" | t <sub>LOW</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 475                       |                | 1550                     |               | 1550                       |               | ns   |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 475                       |                | 1550                     |               | 1550                       |               | ns   |
|                           |                   | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 1150                      |                | 1550                     |               | 1550                       |               | ns   |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 1150                      |                | 1550                     |               | 1550                       |               | ns   |
|                           |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 1550                      |                | 1550                     |               | 1550                       |               | ns   |
| Hold time when SCLr = "H" | t <sub>HIGH</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 245                       |                | 610                      |               | 610                        |               | ns   |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 200                       |                | 610                      |               | 610                        |               | ns   |
|                           |                   | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 675                       |                | 610                      |               | 610                        |               | ns   |
|                           |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 600                       |                | 610                      |               | 610                        |               | ns   |
|                           |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 610                       |                | 610                      |               | 610                        |               | ns   |

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel  | Reference Voltage  |  |  |
|--|--|--|--|
|  | Reference voltage (+) = AV <sub>REFP</sub><br>Reference voltage (-) = AV <sub>REFM</sub> | Reference voltage (+) = V <sub>DD</sub><br>Reference voltage (-) = V <sub>SS</sub> | Reference voltage (+) = V <sub>BGR</sub><br>Reference voltage (-) = AV <sub>REFM</sub> |
| ANI0 to ANI14  | Refer to 2.6.1 (1).  | Refer to 2.6.1 (3).  | Refer to 2.6.1 (4).  |
| ANI16 to ANI26   | Refer to 2.6.1 (2).  |  |  |
| Internal reference voltage<br>Temperature sensor output<br>voltage | Refer to 2.6.1 (1).  |  | –  |

(1) When reference voltage (+) = AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ AV<sub>REFP</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)

| Parameter                                      | Symbol                          | Conditions   | MIN.   | TYP.   | MAX.                                  | Unit  |      |
|--|---------------------------------|--|--|--------|---------------------------------------|-------|------|
| Resolution                                     | RES                             |  | 8  |        | 10                                    | bit   |      |
| Overall error <sup>Note 1</sup>                | AINL                            | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>  | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        | 1.2                                   | ±3.5  | LSB  |
|  |                                 |  | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        | 1.2                                   | ±7.0  | LSB  |
| Conversion time                                | t <sub>CONV</sub>               | 10-bit resolution<br>Target pin: ANI2 to ANI14   | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.125  |                                       | 39    | μs   |
|  |                                 |  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.1875 |                                       | 39    | μs   |
|  |                                 |  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 17     |                                       | 39    | μs   |
|  |                                 |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 57     |                                       | 95    | μs   |
|  |                                 | 10-bit resolution<br>Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.375  |                                       | 39    | μs   |
|  |                                 |  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.5625 |                                       | 39    | μs   |
|  | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | 17   |  | 39     | μs                                    |       |      |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>                 | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>  | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        |                                       | ±0.25 | %FSR |
|  |                                 |  | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        |                                       | ±0.50 | %FSR |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub>                 | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>  | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        |                                       | ±0.25 | %FSR |
|  |                                 |  | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        |                                       | ±0.50 | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE                             | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>  | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        |                                       | ±2.5  | LSB  |
|  |                                 |  | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        |                                       | ±5.0  | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE                             | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>  | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        |                                       | ±1.5  | LSB  |
|  |                                 |  | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        |                                       | ±2.0  | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>                | ANI2 to ANI14  | 0  |        | AV <sub>REFP</sub>                    | V     |      |
|  |                                 | Internal reference voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                     |  |        | V <sub>BGR</sub> <sup>Note 5</sup>    | V     |      |
|  |                                 | Temperature sensor output voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                              |  |        | V <sub>TMPS25</sub> <sup>Note 5</sup> | V     |      |

(Notes are listed on the next page.)

(3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>SS</sub> (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>DD</sub>, Reference voltage (-) = V<sub>SS</sub>)

| Parameter                                      | Symbol            | Conditions   | MIN.   | TYP.   | MAX.              | Unit  |      |
|--|-------------------|--|--|--------|-------------------|-------|------|
| Resolution                                     | RES               |  | 8  |        | 10                | bit   |      |
| Overall error <sup>Note 1</sup>                | AINL              | 10-bit resolution  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        | 1.2               | ±7.0  | LSB  |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        | 1.2               | ±10.5 | LSB  |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26  | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 2.125  |                   | 39    | μs   |
|  |                   |  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 3.1875 |                   | 39    | μs   |
|  |                   |  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 17     |                   | 39    | μs   |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 57     |                   | 95    | μs   |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor output<br>voltage (HS (high-speed<br>main) mode) | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 2.375  |                   | 39    | μs   |
|  |                   |  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 3.5625 |                   | 39    | μs   |
|  |                   |  | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 17     |                   | 39    | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>   | 10-bit resolution  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |                   | ±0.60 | %FSR |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |                   | ±0.85 | %FSR |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub>   | 10-bit resolution  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |                   | ±0.60 | %FSR |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |                   | ±0.85 | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 10-bit resolution  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |                   | ±4.0  | LSB  |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |                   | ±6.5  | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 10-bit resolution  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |                   | ±2.0  | LSB  |
|  |                   |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |                   | ±2.5  | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  | ANI0 to ANI14  | 0  |        | V <sub>DD</sub>   | V     |      |
|  |                   | ANI16 to ANI26   | 0  |        | EV <sub>DD0</sub> | V     |      |
|  |                   | Internal reference voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)   | V <sub>BGR</sub> <sup>Note 4</sup>                       |        |                   | V     |      |
|  |                   | Temperature sensor output voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)  | V <sub>TMPS25</sub> <sup>Note 4</sup>                    |        |                   | V     |      |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

**LVD Detection Voltage of Interrupt & Reset Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                | Symbol              | Conditions   | MIN.                         | TYP. | MAX. | Unit |   |
|--------------------------|---------------------|--|------------------------------|------|------|------|---|
| Interrupt and reset mode | V <sub>LVDA0</sub>  | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 0, falling reset voltage | 1.60                         | 1.63 | 1.66 | V    |   |
|                          | V <sub>LVDA1</sub>  | LVIS1, LVIS0 = 1, 0  | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V |
|                          |                     |  | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V |
|                          | V <sub>LVDA2</sub>  | LVIS1, LVIS0 = 0, 1  | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V |
|                          |                     |  | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V |
|                          | V <sub>LVDA3</sub>  | LVIS1, LVIS0 = 0, 0  | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|                          |                     |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V |
|                          | V <sub>LVDB0</sub>  | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage | 1.80                         | 1.84 | 1.87 | V    |   |
|                          | V <sub>LVDB1</sub>  | LVIS1, LVIS0 = 1, 0  | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V |
|                          |                     |  | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V |
|                          | V <sub>LVDB2</sub>  | LVIS1, LVIS0 = 0, 1  | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V |
|                          |                     |  | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V |
|                          | V <sub>LVDB3</sub>  | LVIS1, LVIS0 = 0, 0  | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V |
|                          |                     |  | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V |
|                          | V <sub>LVDC0</sub>  | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage | 2.40                         | 2.45 | 2.50 | V    |   |
|                          | V <sub>LVDC1</sub>  | LVIS1, LVIS0 = 1, 0  | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V |
|                          |                     |  | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V |
|                          | V <sub>LVDC2</sub>  | LVIS1, LVIS0 = 0, 1  | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V |
|                          |                     |  | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V |
|                          | V <sub>LVDC3</sub>  | LVIS1, LVIS0 = 0, 0  | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V |
|                          |                     |  | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V |
|                          | V <sub>LVDD0</sub>  | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage | 2.70                         | 2.75 | 2.81 | V    |   |
|                          | V <sub>LVDD1</sub>  | LVIS1, LVIS0 = 1, 0  | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|                          |                     |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V |
| V <sub>LVDD2</sub>       | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage   | 2.96                         | 3.02 | 3.08 | V    |   |
|                          |                     | Falling interrupt voltage  | 2.90                         | 2.96 | 3.02 | V    |   |
| V <sub>LVDD3</sub>       | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage   | 3.98                         | 4.06 | 4.14 | V    |   |
|                          |                     | Falling interrupt voltage  | 3.90                         | 3.98 | 4.06 | V    |   |

### 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$ )

This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to  $+105^\circ\text{C}$   
R5F100xxGxx

- Cautions 1.** The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- 2.** With products not provided with an  $\text{EV}_{\text{DD0}}$ ,  $\text{EV}_{\text{DD1}}$ ,  $\text{EV}_{\text{SS0}}$ , or  $\text{EV}_{\text{SS1}}$  pin, replace  $\text{EV}_{\text{DD0}}$  and  $\text{EV}_{\text{DD1}}$  with  $V_{\text{DD}}$ , or replace  $\text{EV}_{\text{SS0}}$  and  $\text{EV}_{\text{SS1}}$  with  $V_{\text{SS}}$ .
- 3.** The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
- 4.** Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^\circ\text{C}$  to  $+105^\circ\text{C}$ . Derating is the systematic reduction of load for the sake of improved reliability.

**Remark** When RL78/G13 is used in the range of  $T_A = -40$  to  $+85^\circ\text{C}$ , see **CHAPTER 2 ELECTRICAL SPECIFICATIONS ( $T_A = -40$  to  $+85^\circ\text{C}$ )**.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ )" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter                                    | Application  |   |
|--|--|---|
|  | A: Consumer applications,<br>D: Industrial applications  | G: Industrial applications  |
| Operating ambient temperature                | $T_A = -40$ to $+85^\circ\text{C}$   | $T_A = -40$ to $+105^\circ\text{C}$   |
| Operating mode<br>Operating voltage range    | HS (high-speed main) mode:<br>$2.7\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $32\text{ MHz}$<br>$2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $16\text{ MHz}$<br>LS (low-speed main) mode:<br>$1.8\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $8\text{ MHz}$<br>LV (low-voltage main) mode:<br>$1.6\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $4\text{ MHz}$ | HS (high-speed main) mode only:<br>$2.7\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $32\text{ MHz}$<br>$2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz}$ to $16\text{ MHz}$ |
| High-speed on-chip oscillator clock accuracy | $1.8\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$<br>$\pm 1.0\%@ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\%@ T_A = -40$ to $-20^\circ\text{C}$<br>$1.6\text{ V} \leq V_{\text{DD}} < 1.8\text{ V}$<br>$\pm 5.0\%@ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 5.5\%@ T_A = -40$ to $-20^\circ\text{C}$  | $2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$<br>$\pm 2.0\%@ T_A = +85$ to $+105^\circ\text{C}$<br>$\pm 1.0\%@ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\%@ T_A = -40$ to $-20^\circ\text{C}$       |
| Serial array unit                            | UART<br>CSI: $f_{\text{CLK}}/2$ (supporting 16 Mbps), $f_{\text{CLK}}/4$<br>Simplified I <sup>2</sup> C communication  | UART<br>CSI: $f_{\text{CLK}}/4$<br>Simplified I <sup>2</sup> C communication  |
| IICA   | Normal mode<br>Fast mode<br>Fast mode plus   | Normal mode<br>Fast mode  |
| Voltage detector                             | Rise detection voltage: 1.67 V to 4.06 V (14 levels)<br>Fall detection voltage: 1.63 V to 3.98 V (14 levels)   | Rise detection voltage: 2.61 V to 4.06 V (8 levels)<br>Fall detection voltage: 2.55 V to 3.98 V (8 levels)  |

(Remark is listed on the next page.)

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ ) (2/5)**

| Items   | Symbol  | Conditions  | MIN.   | TYP. | MAX.                   | Unit |
|---|---|---|--|------|------------------------|------|
| Output current,<br>$I_{\text{OL}}^{\text{Note 1}}$              | I <sub>OL1</sub>  | Per pin for P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106,<br>P110 to P117, P120, P125 to P127,<br>P130, P140 to P147 |  |      | 8.5 <sup>Note 2</sup>  | mA   |
|   |   | Per pin for P60 to P63  |  |      | 15.0 <sup>Note 2</sup> | mA   |
|   |   | Total of P00 to P04, P07, P32 to<br>P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to P145<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|   |   |   | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$    |      | 15.0                   | mA   |
|   |   |   | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 2.7\text{ V}$    |      | 9.0                    | mA   |
|   |   | Total of P05, P06, P10 to P17, P30,<br>P31, P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100, P101, P110 to P117, P146,<br>P147<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )       | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|   |   |   | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$    |      | 35.0                   | mA   |
|   | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 2.7\text{ V}$       |   |  | 20.0 | mA                     |      |
|   | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> ) |   |  | 80.0 | mA                     |      |
|   | I <sub>OL2</sub>  | Per pin for P20 to P27, P150 to P156  |  |      | 0.4 <sup>Note 2</sup>  | mA   |
| Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> ) |   | $2.4\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$  |  | 5.0  | mA                     |      |

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from an output pin to the  $\text{EV}_{\text{SS}0}$ ,  $\text{EV}_{\text{SS}1}$  and  $\text{V}_{\text{SS}}$  pin.
  - Do not exceed the total current value.
  - Specification under conditions where the duty factor  $\leq 70\%$ .  
The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
    - Total output current of pins =  $(I_{\text{OL}} \times 0.7)/(n \times 0.01)$
 <Example> Where  $n = 80\%$  and  $I_{\text{OL}} = 10.0\text{ mA}$   
 Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7\text{ mA}$   
 However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.3.2 Supply current characteristics


**(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products**

**(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = 0 V) (1/2)**


| Parameter  | Symbol           | Conditions  |   |   |                         | MIN.                    | TYP. | MAX. | Unit |    |
|--|------------------|---|---|---|-------------------------|-------------------------|------|------|------|----|
| Supply current<br>Note 1   | I <sub>DD1</sub> | Operating mode  | HS (high-speed) mode<br>Note 5                                    | f <sub>IH</sub> = 32 MHz <sup>Note 3</sup>                              | Basic operation         | V <sub>DD</sub> = 5.0 V |      | 2.1  |      | mA |
|  |                  |   |   |   |                         | V <sub>DD</sub> = 3.0 V |      | 2.1  |      | mA |
|  |                  |   |   | Normal operation  | V <sub>DD</sub> = 5.0 V |                         | 4.6  | 7.5  | mA   |    |
|  |                  |   |   |   | V <sub>DD</sub> = 3.0 V |                         | 4.6  | 7.5  | mA   |    |
|  |                  |   |   | f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>                              | Normal operation        | V <sub>DD</sub> = 5.0 V |      | 3.7  | 5.8  | mA |
|  |                  |   |   |   |                         | V <sub>DD</sub> = 3.0 V |      | 3.7  | 5.8  | mA |
|  |                  |   | f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>                        | Normal operation  | V <sub>DD</sub> = 5.0 V |                         | 2.7  | 4.2  | mA   |    |
|  |                  |   |   |   | V <sub>DD</sub> = 3.0 V |                         | 2.7  | 4.2  | mA   |    |
|  |                  |   | HS (high-speed main) mode<br>Note 5                               | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 5.0 V | Normal operation        | Square wave input       |      | 3.0  | 4.9  | mA |
|  |                  |   |   |   |                         | Resonator connection    |      | 3.2  | 5.0  | mA |
|  |                  |   |   | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 3.0 V | Normal operation        | Square wave input       |      | 3.0  | 4.9  | mA |
|  |                  |   |   |   |                         | Resonator connection    |      | 3.2  | 5.0  | mA |
|  |                  | f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 5.0 V |   | Normal operation  | Square wave input       |                         | 1.9  | 2.9  | mA   |    |
|  |                  |   |   |   | Resonator connection    |                         | 1.9  | 2.9  | mA   |    |
|  |                  | f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,<br>V <sub>DD</sub> = 3.0 V |   | Normal operation  | Square wave input       |                         | 1.9  | 2.9  | mA   |    |
|  |                  |   |   |   | Resonator connection    |                         | 1.9  | 2.9  | mA   |    |
|  |                  | Subsystem clock operation   | f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = -40°C | Normal operation  | Square wave input       |                         | 4.1  | 4.9  | μA   |    |
|  |                  |   |   |   | Resonator connection    |                         | 4.2  | 5.0  | μA   |    |
|  |                  |   | f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = +25°C | Normal operation  | Square wave input       |                         | 4.1  | 4.9  | μA   |    |
|  |                  |   |   |   | Resonator connection    |                         | 4.2  | 5.0  | μA   |    |
| f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = +50°C  | Normal operation |   | Square wave input   |   | 4.2                     | 5.5                     | μA   |      |      |    |
|  |                  |   | Resonator connection  |   | 4.3                     | 5.6                     | μA   |      |      |    |
| f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = +70°C  | Normal operation |   | Square wave input   |   | 4.3                     | 6.3                     | μA   |      |      |    |
|  |                  |   | Resonator connection  |   | 4.4                     | 6.4                     | μA   |      |      |    |
| f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = +85°C  | Normal operation |   | Square wave input   |   | 4.6                     | 7.7                     | μA   |      |      |    |
|  |                  |   | Resonator connection  |   | 4.7                     | 7.8                     | μA   |      |      |    |
| f <sub>SUB</sub> = 32.768 kHz<br>Note 4<br>T <sub>A</sub> = +105°C | Normal operation | Square wave input   |   | 6.9   | 19.7                    | μA                      |      |      |      |    |
|  |                  | Resonator connection  |   | 7.0   | 19.8                    | μA                      |      |      |      |    |

(Notes and Remarks are listed on the next page.)

**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)
  2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter  | Symbol     | Conditions  | HS (high-speed main) Mode |      | Unit |
|--|------------|---|---------------------------|------|------|
|  |            |   | MIN.                      | MAX. |      |
| Slp setup time<br>(to SCKp $\uparrow$ ) <sup>Note</sup>            | $t_{SIK1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 162                       |      | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 354                       |      | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 958                       |      | ns   |
| Slp hold time<br>(from SCKp $\uparrow$ ) <sup>Note</sup>           | $t_{KSI1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp $\downarrow$ to<br>SOp output <sup>Note</sup> | $t_{KSO1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |                           | 200  | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                           | 390  | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                           | 966  | ns   |

**Note** When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ .

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) =  $V_{SS}$  (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ )

| Parameter                                      | Symbol     | Conditions  |  | MIN.                           | TYP. | MAX.       | Unit          |   |
|--|------------|---|--|--------------------------------|------|------------|---------------|---|
| Resolution                                     | RES        |   |  | 8                              |      | 10         | bit           |   |
| Overall error <sup>Note 1</sup>                | AINL       | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                | 1.2  | $\pm 7.0$  | LSB           |   |
| Conversion time                                | $t_{CONV}$ | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26   | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125                          |      | 39         | $\mu\text{s}$ |   |
|  |            |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875                         |      | 39         | $\mu\text{s}$ |   |
|  |            |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |   |
|  |            | 10-bit resolution<br>Target pin: Internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375                          |      | 39         | $\mu\text{s}$ |   |
|  |            |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625                         |      | 39         | $\mu\text{s}$ |   |
|  |            |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |   |
| Zero-scale error <sup>Notes 1, 2</sup>         | $E_{ZS}$   | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |   |
| Full-scale error <sup>Notes 1, 2</sup>         | $E_{FS}$   | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |   |
| Integral linearity error <sup>Note 1</sup>     | ILE        | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 4.0$  | LSB           |   |
| Differential linearity error <sup>Note 1</sup> | DLE        | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 2.0$  | LSB           |   |
| Analog input voltage                           | $V_{AIN}$  | ANI0 to ANI14   |  | 0                              |      | $V_{DD}$   | V             |   |
|  |            | ANI16 to ANI26  |  | 0                              |      | $EV_{DD0}$ | V             |   |
|  |            | Internal reference voltage output<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |  | $V_{BGR}$ <sup>Note 3</sup>    |      |            |               | V |
|  |            | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |  | $V_{TMPS25}$ <sup>Note 3</sup> |      |            |               | V |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

### 4. PACKAGE DRAWINGS

#### 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP  
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP  
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP  
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP  
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

|                     |              |                |                 |
|---------------------|--------------|----------------|-----------------|
| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12            |





**NOTE**  
 Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA  
 R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA  
 R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA

|                    |              |                |                 |
|--------------------|--------------|----------------|-----------------|
| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
| P-WFLGA36-4x4-0.50 | PWLG0036KA-A | P36FC-50-AA4-2 | 0.023           |



©2012 Renesas Electronics Corporation. All rights reserved.