

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Ξ·ΧΕΙ


Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100leafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	А	В	С	D	E	F	_
	P60/SCLA0	Vdd	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	
6							6
	P62	P61/SDAA0	Vss	REGC	RESET	P120/ANI19	
5							5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03)	P31/TI03/TO03/ INTP4/ PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/ SI11/SDA11	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2	P20/ANI0/ AVrefp	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK11/SCL11	P16/TI01/TO01/ INTP5/(RxD0)	P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05)	P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/ SO11	P17/TI02/TO02/ (TxD0)	P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04)	P10/SCK00/ SCL00/(TI07)/ (TO07)	P147/ANI18	P25/ANI5	1
	А	В	С	D	E	F	

#### Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	Item	20-p	oin	24-	pin	25	-pin	30-	pin	32-	pin	(1/2 36-	pin	
		, ד	Ъ	Я	גר	д	גר	Ъ	דג	Ъ	ភ្ល	Ъ		
		5F1	5F1	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F1(	
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx	
Code flash me	emory (KB)	16 to	64	16 t	o 64	161	o 64	16 to	128		128	16 to	128	
Data flash me	emory (KB)	4	_	4	_	4	_	4 to 8	_	4 to 8	_	4 to 8	-	
RAM (KB)		2 to 4	Note1	2 to	4 <sup>Note1</sup>	2 to	4 <sup>Note1</sup>	2 to <sup>-</sup>	12 <sup>Note1</sup>	2 to 1	2 <sup>Note1</sup>	2 to <sup>-</sup>	2 <sup>Note1</sup>	
Address spac	e	1 MB		•		L								
Main system clock	High-speed system clock	HS (High HS (High LS (Low	n-speed n-speed -speed	l main) m l main) m main) m	node: 1 t node: 1 t ode: 1 to	o 20 MH o 16 MH o 8 MHz	Iz (V <sub>DD</sub> = Iz (V <sub>DD</sub> = (V <sub>DD</sub> = 1.	system clock input (EXCLK) DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), = 1.8 to 5.5 V), DD = 1.6 to 5.5 V)						
	High-speed on-chip oscillator	HS (High HS (High LS (Low- LV (Low-	n-speed -speed	l main) m main) m	node: 1 f ode: 1 f	to 16 MH to 8 MHz	Iz (Vdd = 2 (Vdd = 1	2.4 to 5 1.8 to 5.5	.5 V), 5 V),					
Subsystem cl	ock													
Low-speed or	n-chip oscillator	15 kHz (	TYP.)											
General-purp	ose registers	(8-bit reg	gister ×	8) × 4 ba	anks									
Minimum inst	ruction execution time	0.03125	μs (Hig	h-speed	on-chip	oscillato	or: fін = 3	2 MHz o	peration	eration)				
		0.05 μs (	(High-sp	beed sys	tem cloo	ck: fмx =	f <sub>MX</sub> = 20 MHz operation)							
Instruction set		<ul> <li>Data ti</li> <li>Adder</li> <li>Multipli</li> <li>Rotate</li> </ul>	and su lication	btractor/ (8 bits ×	logical o 8 bits)				t, and B	oolean o	peration	), etc.		
I/O port	Total	16	;	2	0	2	21	2	6	2	8	3	2	
	CMOS I/O	13 (N-ch O [V₀₀ with voltage	.D. I/O nstand	(N-ch C	thstand	(N-ch ( [V <sub>DD</sub> w	5 D.D. I/O thstand ge]: 6)	2 (N-ch C [V⊳⊳ wi voltag	D.D. I/O thstand	2 (N-ch C [V <sub>DD</sub> wi <sup>*</sup> voltag	D.D. I/O thstand	2 (N-ch C [V <sub>DD</sub> wi voltag	D.D. I/C	
	CMOS input	3		:	3		3	:	3	3	3	3	3	
	CMOS output	-		-	-		1	-	-	-	-	-	-	
	N-ch O.D. I/O (withstand voltage: 6 V)	-		2	2		2	2	2	3	3	3	3	
Timer	16-bit timer						8 cha	nnels						
	Watchdog timer						1 cha	nnel						
	Real-time clock (RTC)						1 chan	nel Note 2						
	12-bit interval timer (IT)						1 cha	nnel						
	Timer output     3 channels     4 channels     4 channels     4 channels (PWM outputs: 3 <sup>Note 3</sup> ),       (PWM outputs:     (PWM outputs: 3 <sup>Note 3</sup> )     8 channels (PWM outputs: 7 <sup>Note 3</sup> )     8 channels (PWM outputs: 7 <sup>Note 3</sup> )													
	RTC output			•				-						
Notes 1.	The flash library us The target products R5F100xD, R5F R5F100xE, R5F For the RAM areas <b>for RL78 Family (I</b> Only the constant	s and sta 101xD (: 101xE () used by <b>R20UT29</b>	$\begin{array}{l} \text{rt addr} \\ x = 6 \text{ to} \\ x = 6 \text{ to} \\ \text{r the flate} \\ \textbf{944}. \end{array}$	ress of t o 8, A to o 8, A to ash libra	he RAN o C): S o C): S ury, see	A areas Start add Start add Start add Self R	used by dress Ff dress Ff AM list	y the fla F300H EF00H <b>of Flas</b>	sh libra h Self-	ry are s <b>Progra</b> i	hown b mming	Library		

<sup>2.</sup> Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fiL) is selected



[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

#### Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	lt a sa	40				40		50		(1/2	/		
	Item	40-		44-	pin		pin	52-	pin	İ	pin		
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx		
Code flash m	nemory (KB)	16 to	o 192	16 t	o 512	16 t	o 512	32 to	o 512	32 to	512		
Data flash m	emory (KB)	4 to 8	_	4 to 8	-	4 to 8	_	4 to 8	_	4 to 8	-		
RAM (KB)		2 to 1	16 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	ation), etc.	2 <sup>Note1</sup>		
Address spa	ce	1 MB											
Main system clock	High-speed system clock	HS (High HS (High LS (Low-	-speed m -speed m speed ma	ain) mode ain) mode in) mode:	1 to 20 l 1 to 16 l 1 to 8 M	MHz (Vdd = MHz (Vdd = Hz (Vdd =	system clock input (EXCLK) pp = 2.7 to 5.5 V), pp = 2.4 to 5.5 V), p = 1.8 to 5.5 V), p = 1.6 to 5.5 V)						
	High-speed on-chip oscillator	HS (High LS (Low-	-speed m speed ma	ain) mode ain) mode in) mode: ain) mode	1 to 16 M 1 to 8 M	MHz (Vdd = Hz (Vdd =	= 2.4 to 5.5 1.8 to 5.5	5 V), V),	),				
Subsystem c	lock	XT1 (crys 32.768 k	,	ation, exte	rnal subsy	/stem cloc	k input (E)	KCLKS)					
Low-speed o	n-chip oscillator	15 kHz (	ΓYP.)										
General-purp	burpose registers (8-bit register × 8) × 4 banks												
Minimum ins	truction execution time	0.03125	0.03125 $\mu$ s (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)										
		0.05 <i>μ</i> s (	High-spee	ed system	clock: f <sub>MX</sub>	= 20 MHz	operation)						
		30.5 μs (	Subsyster	n clock: fs	ив = 32.76	8 kHz ope	ration)						
Instruction se	ət	<ul><li>Adder</li><li>Multipl</li></ul>	ication (8	actor/logic bits $\times$ 8 bit	s)			and Boole	ean opera	tion), etc.			
I/O port	Total	0	36	4	10	4	14	2	18	5	8		
	CMOS I/O	(N-ch ( [V <sub>DD</sub> wi	28 D.D. I/O ithstand je]: 10)	(N-ch ( [V <sub>DD</sub> w	31 D.D. I/O ithstand je]: 10)	(N-ch ( [V <sub>DD</sub> w	34 D.D. I/O ithstand je]: 11)	(N-ch ( [V <sub>DD</sub> wi	38 D.D. I/O ithstand je]: 13)	4 (N-ch C [V₀⊳ wit voltag	D.D. I/C thstanc		
	CMOS input		5		5		5		5	5	5		
	CMOS output				_		1		1	1	1		
	N-ch O.D. I/O (withstand voltage: 6 V)	:	3		4		4		4	4	1		
Timer	16-bit timer					8 cha	nnels						
	Watchdog timer					1 cha	annel						
	Real-time clock (RTC)					1 cha	annel						
	12-bit interval timer (IT)						annel						
	Timer output	4 channels outputs: 3 8 channels outputs: 7	<sup>Note 2</sup> ), s (PWM	5 channe 8 channe	ls (PWM o ls (PWM o	utputs: 4 <sup>∾</sup> utputs: 7 <sup>∾</sup>	ote <sup>2</sup> ), ote <sup>2</sup> ) Note <sup>3</sup>			8 channels outputs: 7			
	RTC output	1 channe • 1 Hz (s		i clock: fsu	B = 32 768	kHz)							

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

- R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H
- R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H
  - Start address F7F00H

R5F100xL, R5F101xL (x = F, G, J, L): For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

<sup>3.</sup> When setting to PIOR = 1

lt a	m	40	nin	11	nin	10	nin	EO	nin	64	(2) nin	
Ite		40-			-pin		-pin	52	-pin I		-pin	
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx	
Clock output/buzz	er output	:	2		2		2		2		2	
·		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz operation)</li> </ul>										
8/10-bit resolution	A/D converter	9 channe	ls	10 chanr	nels	10 chanr	nels	12 chan	nels	12 chanr	nels	
Serial interface		[40-pin, 4	4-pin prod	ducts]		J				J		
		<ul> <li>CSI: 1</li> <li>CSI: 2</li> <li>[48-pin, 5</li> <li>CSI: 2</li> <li>CSI: 1</li> <li>CSI: 2</li> <li>[64-pin pi</li> <li>CSI: 2</li> <li>CSI: 2</li> <li>CSI: 2</li> </ul>	channel/s channels/ 2-pin proo channels/ channels/ roducts] channels/ channels/ channels/	implified I <sup>2</sup> simplified ducts] simplified I <sup>2</sup> simplified I <sup>2</sup> simplified simplified	C: 1 chani I <sup>2</sup> C: 2 chai I <sup>2</sup> C: 2 chai C: 1 chani I <sup>2</sup> C: 2 chai I <sup>2</sup> C: 2 chai I <sup>2</sup> C: 2 chai	nnels/UAR nel/UART: nnels/UAR nnels/UAR nnels/UAR	1 channe T (UART : 1 channe T (UART : T (UART : T: 1 chann T: 1 chann	l supporting nel l supporting nel	g LIN-bus): g LIN-bus): g LIN-bus):	1 channel	I	
	I <sup>2</sup> C bus	1 channe		1 channe		1 channe		1 channe		1		
Multiplier and divid		• 16 bits	× 16 bits =	= 32 bits (L = 32 bits (L	Jnsigned o		,	1 onanna				
		• 16 bits	× 16 bits +	- 32 bits =	32 bits (U	nsigned or	r signed)					
DMA controller		2 channe	ls									
Vectored	Internal	2	27	:	27	2	27		27	2	27	
interrupt sources	External		7		7		10		12		13	
Key interrupt			4		4		6		8		8	
Reset		<ul> <li>Interna</li> <li>Interna</li> <li>Interna</li> <li>Interna</li> <li>Interna</li> </ul>	I reset by I reset by I reset by I reset by	watchdog power-on- voltage de	reset etector ruction ex sy error	ecution <sup>Note</sup>						
Power-on-reset ci	rcuit		on-reset: down-res	1.51 V et: 1.50 V	. ,							
Voltage detector		<ul><li>Rising</li><li>Falling</li></ul>	-			14 stages 14 stages						
On-chip debug fur	nction	Provided										
Power supply volta				$T_A = -40 \text{ to}$ $T_A = -40 \text{ to}$								
Operating ambien	t temperature	$T_A = 40 to$	o +85°C (/		ner applica	itions, D: Ii ations)	ndustrial a	pplication	s)			

<R>

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



#### [80-pin, 100-pin, 128-pin products]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

							(1/2)			
	Item	80-	•	100	)-pin	128	-pin			
		R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx			
Code flash m	emory (KB)	96 te	o 512	96 t	o 512	192	to 512			
Data flash me	emory (KB)	8	_	8	-	8	-			
RAM (KB)		8 to 3	2 Note 1	8 to 3	32 Note 1	16 to 5	32 Note 1			
Address space	e	1 MB								
Main system clock	High-speed system clock	HS (High-speed HS (High-speed LS (Low-speed	mic) oscillation, I main) mode: 1 I main) mode: 1 main) mode: 1 e main) mode: 1	to 20 MHz ( $V_{DD}$ to 16 MHz ( $V_{DD}$ to 8 MHz ( $V_{DD}$ =	= 2.4 to 5.5 V), 1.8 to 5.5 V),	(EXCLK)				
	High-speed on-chip oscillator	HS (High-speed LS (Low-speed	I main) mode: 1 I main) mode: 1 main) mode: 1 e main) mode: 1	to 16 MHz (V <sub>DD</sub> to 8 MHz (V <sub>DD</sub> =	= 2.4 to 5.5 V), 1.8 to 5.5 V),					
Subsystem cl	ock	XT1 (crystal) os 32.768 kHz	cillation, externa	I subsystem cloc	k input (EXCLKS	i)				
Low-speed or	n-chip oscillator	15 kHz (TYP.)								
General-purp	ose register	(8-bit register ×	8) $\times$ 4 banks							
Minimum inst	ruction execution time	0.03125 <i>μ</i> s (Hig	h-speed on-chip	oscillator: fin = 3	32 MHz operation	)				
		0.05 $\mu$ s (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)								
		30.5 <i>µ</i> s (Subsys	stem clock: fsue =	- 32.768 kHz ope	eration)					
Instruction se	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>								
I/O port	Total	7	74		92	1	20			
	CMOS I/O	(N-ch O.D. I/O	64 [EV <sub>DD</sub> withstand le]: 21)	(N-ch O.D. I/O	82 [EV⊳⊳ withstand ge]: 24)	(N-ch O.D. I/O	10 [EV <sub>DD</sub> withstand ge]: 25)			
	CMOS input		5		5		5			
	CMOS output		1		1		1			
	N-ch O.D. I/O (withstand voltage: 6 V)		4		4		4			
Timer	16-bit timer	12 cha	annels	12 ch	annels	16 ch	annels			
	Watchdog timer	1 cha	annel	1 ch	annel	1 cha	annel			
	Real-time clock (RTC)	1 cha	annel	1 ch	annel	1 cha	annel			
	12-bit interval timer (IT)	1 cha	annel	1 ch	annel	1 cha	annel			
	Timer output	12 channels (PWM outputs:	10 <sup>Note 2</sup> )	12 channels (PWM outputs:	10 Note 2)	16 channels (PWM outputs:	14 Note 2)			
	RTC output	1 channel • 1 Hz (subsyster)	tem clock: fsuв =	32.768 kHz)						

**Notes 1.** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H

R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library** for RL78 Family (R20UT2944).



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 32 MHz

2.4 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1$  MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 4 MHz


- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$




# **AC Timing Test Points** Vін/Vон Vін/Vон Test points VIL/VOL VIL/VOL **External System Clock Timing** 1/f<sub>EX</sub>/ 1/f<sub>EXS</sub> texl/ texн/ **t**EXLS **t**EXHS EXCLK/EXCLKS **TI/TO Timing** t⊤ı∟ tтıн TI00 to TI07, TI10 to TI17 **1/f**то TO00 to TO07, TO10 to TO17 **Interrupt Request Input Timing** tINTL **t**INTH INTP0 to INTP11 **Key Interrupt Input Timing t**ĸĸ KR0 to KR7 **RESET** Input Timing tRSL RESET




# CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)








CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




- **Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
  - **2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



# 2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, $T_A = +25^{\circ}C$		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs


#### (T<sub>A</sub> = -40 to +85°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V, HS (high-speed main) mode)

# 2.6.3 POR circuit characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	Tpw		300			μS

**Note** Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





## 3.5 Peripheral Functions Characteristics

#### **AC Timing Test Points**



#### 3.5.1 Serial array unit


#### (1) During communication at same potential (UART mode)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$


Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
Transfer rate Note 1				fмск/12 <sup>Note 2</sup>	bps
		Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMCk = fcLk		2.6	Mbps

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
  - 2. The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$ . 2.4 V  $\leq EV_{DD0} < 2.7$  V : MAX. 1.3 Mbps
- Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

## UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)


2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00 to 03, 10 to 13))



## Simplified I<sup>2</sup>C mode mode connection diagram (during communication at same potential)



# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance
  - r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14),
    h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
  - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m

= 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



5. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V


Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =  $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$ 

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

#### UART mode connection diagram (during communication at different potential)





# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	0	Conditions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	<b>t</b> ксү2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5$	24 MHz < fмск	<b>28/f</b> мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>24/f</b> мск		ns
		$2.7 \: V {\le} V_b {\le} 4.0 \: V$	8 MHz < fмск ≤ 20 MHz	<b>20/f</b> мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	<b>16/f</b> мск		ns
			fмск $\leq$ 4 MHz	<b>12/f</b> мск		ns
		$2.7~V \leq EV_{DD0} < 4.0$	24 MHz < fмск	<b>40/f</b> мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>32/f</b> мск		ns
		$2.3V{\leq}V_b{\leq}2.7V$	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	<b>28/f</b> мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	24/fмск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	<b>16/f</b> мск		ns
			fмск $\leq$ 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{\text{DD0}} < 3.3$	24 MHz < fмск	<b>96/f</b> мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>72/f</b> мск		ns
		$1.6  V {\le} V_b {\le} 2.0  V$	$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	<b>64/f</b> мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	<b>52/f</b> мск		ns
			4 MHz < fмск ≤ 8 MHz	<b>32/</b> fмск		ns
			fмск $\leq$ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		tkcy2/2 - 24		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{\text{DD0}} < 3. \\ 1.6 \; V \leq V_{\text{b}} \leq 2.0 \; V \end{array}$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) <sup>Note2</sup>	tsik2	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		1/fмск + 40		ns
		$\label{eq:states} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3. \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) <sup>№te 3</sup>	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output <sup>№te 4</sup>	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5. \\ C_{\text{b}} = 30 \ p\text{F}, \ R_{\text{b}} = 1 \end{array}$	5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, .4 k\Omega		2/fмск + 240	ns
		$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 2 \end{array}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, 2.7 kΩ		2/fмск + 428	ns
			3 V, 1.6 V $\leq$ Vb $\leq$ 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)



Parameter	Symbol	Conditions	HS (high-sp Mo		Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 340 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 340 Note 2		ns
			1/fмск + 760 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 760 Note 2		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1/fмск + 570 Note 2		ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	770	ns
			0	1420	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	1420	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	0	1215	ns

#### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



# 3.6 Analog Characteristics

## 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

	Reference Voltage					
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = VBGR			
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM			
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to <b>3.6.1 (3)</b> .	Refer to <b>3.6.1 (4)</b> .			
ANI16 to ANI26	Refer to 3.6.1 (2).					
Internal reference voltage	Refer to <b>3.6.1 (1)</b> .		-			
Temperature sensor output						
voltage						

(1) When reference voltage (+) = AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +105°C, 2.4 V  $\leq$  AV<sub>REFP</sub>  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±3.5	LSB
Conversion time tco	tconv	10-bit resolution Target pin: ANI2 to ANI14	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μS
			$2.7~V \le V_{DD} \le 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μs
			$2.4~V \leq V \text{dd} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>	$\begin{array}{l} 2.4 \hspace{.1cm} V \leq AV_{\text{REFP}} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Efs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>	$\begin{array}{l} 2.4 \hspace{.1cm} V \leq AV_{\text{REFP}} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>	$\begin{array}{l} 2.4 \hspace{.1cm} V \hspace{.1cm} \leq \hspace{.1cm} AV_{\text{REFP}} \hspace{.1cm} \leq \hspace{.1cm} 5.5 \\ V \end{array}$			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>	$\begin{array}{l} 2.4 \hspace{.1cm} V \leq AV_{\text{REFP}} \leq 5.5 \\ V \end{array}$			±1.5	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		VBGR <sup>Note 4</sup>			V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)			VTMPS25 <sup>Note 4</sup>		

(Notes are listed on the next page.)



R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



#### NOTE


Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

#### ©2012 Renesas Electronics Corporation. All rights reserved.



# 4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB



©2012 Renesas Electronics Corporation. All rights reserved.

х

y ZD

ZE

0.08

0.75

0.75



#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.