

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100leafb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.5.10 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

										(1/	(2)
	Item	40-	pin	44	pin	48-	pin	52-	pin	64-	pin
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
Code flash me	emory (KB)	16 t	o 192	16 t	o 512	16 to	o 512	32 to	o 512	32 to	o 512
Data flash me	mory (KB)	4 to 8	_	4 to 8	_	4 to 8	_	4 to 8	_	4 to 8	_
RAM (KB)	,	2 to ⁻	16 ^{Note1}	2 to 3	32 ^{Note1}	2 to 3	32 ^{Note1}	2 to 3	32 ^{Note1}	2 to 3	32 ^{Note1}
Address spac	e	1 MB									
Main system clock	High-speed system clock High-speed on-chip	X1 (cryst HS (High HS (High LS (Low- LV (Low- HS (High	al/ceramic n-speed ma speed ma speed ma voltage m	e) oscillation ain) mode ain) mode in) mode: ain) mode ain) mode	on, externa : 1 to 20 l : 1 to 16 l 1 to 8 M : 1 to 4 M : 1 to 32 N	al main sys MHz (Vdd : MHz (Vdd = IHz (Vdd = IHz (Vdd =	etem clock = 2.7 to 5. = 2.4 to 5. 1.8 to 5.5 1.6 to 5.5 = 2.7 to 5.8	: input (EX 5 V), 5 V), V), V), V)	CLK)		
	oscillator	HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)									
Subsystem clo	ock	XT1 (cry 32.768 k	stal) oscilla Hz	ation, exte	rnal subsy	/stem cloc	k input (E)	XCLKS)			
Low-speed or	-chip oscillator	15 kHz (TYP.)								
General-purpose registers (8-bit register \times 8) \times 4 banks											
Minimum instr	ruction execution time	μ s (High-s	peed on-o	chip oscilla	ator: f⊮ = 3	2 MHz op	eration)				
		0.05 <i>μ</i> s (High-spee	d system	clock: fmx	= 20 MHz	operation)			
		30.5 µs (Subsyster	n clock: fs	ив = 32.76	8 kHz ope	ration)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 									
I/O port	Total	3	36	2	10	2	4	4	18	5	58
	CMOS I/O	(N-ch ([V⊳⊳ w voltag	28 O.D. I/O ithstand ge]: 10)	(N-ch ⊄ [V⊳⊳ w voltag	31 O.D. I/O ithstand ge]: 10)	(N-ch ([V⊳⊳ w voltag	34 D.D. I/O ithstand je]: 11)	3 (N-ch 0 [V⊳⊳ wi voltag	88 D.D. I/O thstand je]: 13)	∠ (N-ch ([V₀⊳ wi voltag	I8 D.D. I/O ithstand je]: 15)
	CMOS input		5		5		5		5		5
	CMOS output		-		_		1		1		1
	N-ch O.D. I/O (withstand voltage: 6 V)		3		4		4		4		4
Timer	16-bit timer					8 cha	nnels				
	Watchdog timer					1 cha	annel				
	Real-time clock (RTC)					1 cha	annel				
	12-bit interval timer (IT)					1 cha	annel				
	Timer output	4 channel outputs: 3 8 channel outputs: 7	s (PWM ^{Note 2}), s (PWM ^{Note 2}) ^{Note 3}	5 channe 8 channe	ls (PWM o ls (PWM o	utputs: 4 [™] utputs: 7 [™]	ote 2), ote 2) Note 3			8 channel outputs:	S (PWM 7 ^{Note 2})
Notos 1	The flack library us	1 channe • 1 Hz (s	el subsystem	clock: fsu	B = 32.768	3 kHz)	f the det	flach m	mory		
Notes 1.	The hash library us	Ses MAIVI	in seit-pr	ogrammi	ny anu re	swinnig 0		a nasn me	eniory.		

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

- R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H
- R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H
 - Start address F7F00H

R5F100xL, R5F101xL (x = F, G, J, L): For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

^{3.} When setting to PIOR = 1

										(2)	/2)
Ite	m	40-	pin	44	-pin	48-	pin	52·	-pin	64	-pin
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
Clock output/buzz	er output	2	2		2		2		2		2
	·	 2.44 kł (Main s 256 Hz (Subsy 	Hz, 4.88 k system clo z, 512 Hz, stem cloo	Hz, 9.76 k ock: fмаіn = 1.024 kHz ck: fsuв = 3	Hz, 1.25 № 20 MHz o z, 2.048 kH 2.768 kHz	IHz, 2.5 M peration) Iz, 4.096 k operation)	Hz, 5 MH: Hz, 8.192	z, 10 MHz kHz, 16.3	84 kHz, 3	2.768 kHz	
8/10-bit resolution	A/D converter	9 channe	ls	10 chanr	nels	10 chann	nels	12 chanr	nels	12 chanr	nels
Serial interface		[40-pin, 44-pin products]									
		 CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [48-pin, 52-pin products] CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [64-pin products] 									
		 CSI: 2 channels/simplified 1°C: 2 channels/UART: 1 channel CSI: 2 channels/simplified 1°C: 2 channels/UART: 1 channel CSI: 2 channels/simplified 1°C: 2 channels/UART (UART supporting LIN-bus): 1 channel 									
	I ² C bus	1 channe	I	1 channe	el	1 channe	el	1 channe	əl	1 channe	əl
Multiplier and divid	der/multiply-	 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 									
DMA controller		2 channe	ls	1		1		1		1	
Vectored	Internal	2	7	2	27	2	27	2	27	2	27
interrupt sources	External	-	7		7	1	10		12		13
Reset		4 4 6 8 8 • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution Note • Internal reset by RAM parity error								0	
Power-on-reset circuit • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.)											
Voltage detector		RisingFalling	edge : edge :	1.67 V 1.63 V	to 4.06 V (to 3.98 V (14 stages) 14 stages)					
On-chip debug fur	nction	Provided									
Power supply volt	age	$V_{DD} = 1.6$ $V_{DD} = 2.4$	to 5.5 V (to 5.5 V ($T_{A} = -40 \text{ to}$ $T_{A} = -40 \text{ to}$	+85°C) +105°C)						
Operating ambien	t temperature	$T_{A} = 40 \text{ to}$ $T_{A} = 40 \text{ to}$	o +85°C (/ o +105°C	A: Consum (G: Indust	ner applica rial applica	tions, D: Ir itions)	ndustrial a	pplications	3)		

<R>

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDDO				1	μA
	ILIH2	P20 to P27, P1 <u>37,</u> P150 to P156, RESET	VI = VDD				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_{I} = V_{DD}$	In input port or external clock input			1	μA
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vi = EVsso				-1	μA
	Ilil2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	Ilili	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up resistance	Ru	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVsso, In input port		10	20	100	kΩ

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



AC Timing Test Points Vін/Vон Vін/Vон Test points VIL/VOL VIL/VOL **External System Clock Timing** 1/f_{EX}/ 1/f_{EXS} texl/ texн/ **t**EXLS **t**EXHS EXCLK/EXCLKS **TI/TO Timing** t⊤ı∟ tтıн TI00 to TI07, TI10 to TI17 **1/f**то TO00 to TO07, TO10 to TO17 **Interrupt Request Input Timing t**INTL **t**INTH INTP0 to INTP11 **Key Interrupt Input Timing t**ĸĸ KR0 to KR7 **RESET** Input Timing tRSL RESET



3. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } EV_{DD0} \geq V_{b}.$
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vbb tolerance (When 20- to 52-pin products)/EVbb tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)





Unit

ns

60

130

tput,

(7) Communica correspondi	tion at di	ifferent poter) only) (1/2)	ntial (2.5 V, 3 V) (CSI	mode) (r	naster i	node, S	СКр і	nternal o	clock ou
Parameter	Symbol		0 = EVDD1 S VDD S 3.3 Conditions	HS (high main)	h-speed Mode	LS (low main)	= 0 v) /-speed Mode	LV (low main)	-voltage Mode
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
SCKp cycle time	t ксү1	tксү1 ≥ 2 /fclк	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	200		1150		1150	
			$\label{eq:cb} \begin{array}{l} C_b = 20 \ pF, \ R_b = 1.4 \\ k\Omega \end{array}$ $2.7 \ V \leq EV_{DD0} < 4.0 \ V, \end{array}$						
			$\label{eq:states} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	300		1150		1150	
			C_b = 20 pF, R_b = 2.7 $k\Omega$						
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$			tксү1/2 – 50		tксү1/2 – 50	
		$C_{b} = 20 \text{ pF}, \text{ f}$							
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} \\ 2.3 \ V \leq V_b \leq \end{array}$	o < 4.0 V, 2.7 V,	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120	
		C₀ = 20 pF, I	R _b = 2.7 kΩ						
SCKp low-level width	tĸ∟1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$	₀ ≤ 5.5 V, 4.0 V,	tксү1/2 – 7		tксү1/2 – 50		tксү1/2 – 50	
		$C_{b} = 20 \text{ pF}, \text{ F}$	R₀ = 1.4 kΩ						
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \\ 2.3 \ V \leq V_{\text{b}} \leq \end{array}$	₀ < 4.0 V, 2.7 V,	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 – 50	
		$C_b = 20 \text{ pF}, \text{ f}$	R _b = 2.7 kΩ						
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$	₀ ≤ 5.5 V, 4.0 V,	58		479		479	
		$C_{b} = 20 \text{ pF}, \text{ f}$	R _b = 1.4 kΩ						
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \\ 2.3 \ V \leq V_{\text{b}} \leq \end{array}$	₀ < 4.0 V, 2.7 V,	121		479		479	
		C _b = 20 pF, I	R _b = 2.7 kΩ						
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$4.0 V \le EV_{DD}$ $2.7 V \le V_{h} \le$	o ≤ 5.5 V, 4.0 V.	10		10		10	

 $2.3~V \leq V_b \leq 2.7~V,$

 $C_b = 20 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ $2.7 V \le EV_{DD0} < 4.0 V$,

 $2.3~V \leq V_b \leq 2.7~V,$ $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$

 $2.7~V \leq V_{b} \leq 4.0~V,$

 $C_{\text{b}}=20 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$ $2.7 V \le EV_{DD0} < 4.0 V$,

 $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$

(Notes, Caution, and Remarks are listed on the next page.)

Delay time from

 $\mathsf{SCKp}{\downarrow} \text{ to } \mathsf{SOp}$

output Note 1

tks01



10

60

130

10

60

130

10

(7)	Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output,
	corresponding CSI00 only) (2/2)

	<i>,</i>								
Parameter	Symbol	Conditions	HS (hig main)	h-speed Mode	LS (low main)	/-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsıkı	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	23		110		110		ns
		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	33		110		110		ns
		$C_b = \underline{20 \text{ pF}}, \text{R}_b = 2.7 \text{k}\Omega$							
Slp hold time (from SCKp↓) ^{Note 2}	tksi1		10		10		10		ns
		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	10		10		10		ns
		$C_b=20 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		10		10		10	ns
SOp output Note 2		$C_b = 20 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		10		10		10	ns
		$C_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00))
- 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

Parameter	Symbol	Conditions	HS (higl main)	h-speed Mode	LS (low main)	r-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 1}	tsıкı	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \end{array}$	44		110		110		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	44		110		110		ns
		C_{b} = 30 pF, R_{b} = 2.7 $k\Omega$							
		$ \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{split} $	110		110		110		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
SIp hold time (from SCKp↓) ^{№ te 1}	tksi1	$\label{eq:linear_states} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$ \begin{aligned} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{aligned} $	19		19		19		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\label{eq:linear_states} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		25		25		25	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		25		25		25	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		25		25		25	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

1	$(T_A = -40 \text{ to } +85^{\circ}\text{C} + 1.8 \text{ V} \le \text{EV}_{DD} = \text{EV}_{D1} \le \text{V}_{D2} \le 5.5$	5 V	$V_{SS} = FV_{SS0} = FV_{SS1} = 0 V$
١.	$(1A = -40 10 + 05 0, 1.0 4 \le 24000 = 24001 \le 400 \le 5.5$, v ;	$, v_{33} - \Box v_{330} - \Box v_{331} - O v_{j}$

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



Parameter	Symbol	Conditions	HS (higi main)	n-speed Mode	LS (low main)	-speed Mode	LV (low- main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/f _{MCK} + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat		0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:2.7} \begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	0	355	0	355	0	355	ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(2) I²C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	HS (hig main)	h-speed Mode	LS (low main)	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		0	400	0	400	0	400	kHz
		fc∟κ≥ 3.5 MHz	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7 V \le EV_{DD0} \le 5.5$	5 V	0.6		0.6		0.6		μS
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μS
Hold time ^{Note 1}	thd:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μS
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μS
Hold time when SCLA0 =	tLOW	$2.7 V \le EV_{DD0} \le 5.9$	5 V	1.3		1.3		1.3		μs
"L"		$1.8 V \le EV_{DD0} \le 5.9$	5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 =	tніgн	$2.7 V \le EV_{DD0} \le 5.9$	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			0.6		0.6		μS
"H"		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7 V \le EV_{DD0} \le 5.9$	5 V	100		100		100		μs
(reception)		$1.8 V \le EV_{DD0} \le 5.9$	5 V	100		100		100		μS
Data hold time	thd:dat	$2.7 V \le EV_{DD0} \le 5.9$	5 V	0	0.9	0	0.9	0	0.9	μS
(transmission) ^{Note 2}		$1.8 V \le EV_{DD0} \le 5.9$	5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7 V \le EV_{DD0} \le 5.9$	5 V	0.6		0.6		0.6		μS
condition		$1.8 V \le EV_{DD0} \le 5.9$	5 V	0.6		0.6		0.6		μS
Bus-free time	t BUF	$2.7 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μS
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



(3) I²C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = EV_{DD1} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol	Con	ditions	HS (higl main)	h-speed Mode	LS (low main)	[,] -speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode plus: fc∟κ≥ 10 MHz	Fast mode plus: fcLK \geq 10 MHz2.7 V \leq EV DD0 \leq 5.5 V		1000		-	—		kHz
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			_	—		—	
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5$	$1.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			_				
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$				-	—		μS
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	5V	0.26		—		—		μS
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	5 V	50		_	-	_	-	μs
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5$	۶V	0	0.45		-	_	-	μS
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5$	$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$				-		-	μS
Bus-free time	t BUF	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5$; V	0.5			-	_	_	μS

<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD1} \ge 10^{\circ}\text{C}$
Reference voltage (–) = Vss)

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14,	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
		ANI 16 to ANI26	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μS
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.5625		39	μS
		temperature sensor outpu voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ _{\text{Note 3}} \end{array}$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±4.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ _{\text{Note 3}} \end{array}$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI26		0		EVDD0	V
Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed m		gh-speed main) mode)	VBGR Note 4			V	
		Temperature sensor output voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)		,	VTMPS25 ^{Note 4}		V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V$			-3.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-10.0	mA
			$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3})	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
			$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-19.0	mA
			$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$2,4~V \le V_{\text{DD}} \le 5.5~V$			-0.1 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			-1.5	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and $I_{OH} = -10.0$ mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high		P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDDO				1	μΑ
	Іцн2	P20 to P27, P137, P150 to P156, RESET	$V_{\text{I}} = V_{\text{DD}}$				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vi = Vdd	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	Luci	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVsso				-1	μA
	Ilil2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	Ililis	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up resistance	Ru	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vi = EVsso	, In input port	10	20	100	kΩ

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



•	,		,		,		
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL Note 1				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC	When conversion	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
operating current		at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μA
Temperature sensor operating current	ITMPS Note 1				75.0		μA
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	Isnoz	ADC operation	The mode is performed Note 10		0.50	1.10	mA
operating current	Note 1		The A/D conversion operations are performed, Loe voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	2.04	mA
		CSI/UART operatio	on		0.70	1.54	mA

(3) Peripheral Functions (Common to all products) (TA = -40 to $+105^{\circ}$ C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.



TI/TO Timing





3.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock	fclĸ	$2.4~V \leq V_{DD} \leq 5.5~V$	1		32	MHz
frequency						
Number of code flash rewrites	Cerwr	Retained for 20 years TA = 85° C ^{Note 4}	1,000			Times
Number of data flash rewrites		Retained for 1 years TA = 25°C		1,000,000		
		Retained for 5 years TA = $85^{\circ}C^{Note 4}$	100,000			
		Retained for 20 years TA = 85° C ^{Note 4}	10,000			

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library.
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_{\text{A}} = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04

0

o









Referance	Dimens	sion in Mil	illimeters		
Symbol	Min	Nom	Max		
D	3.95	4.00	4.05		
E	3.95	4.00	4.05		
A			0.80		
A ₁	0.00	—			
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
У			0.05		
ZD		0.75			
ZE		0.75			
C2	0.15	0.20	0.25		
D ₂		2.50			
E ₂		2.50			

