

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	64-VFBGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ljabg-u0

Table 1-1. List of Ordering Part Numbers

(7/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAF#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, R5F100JJFAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAF#X0, R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, R5F100JJFAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 R5F100JCDSA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 R5F100JCDSA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, R5F100JFGFA#V0, R5F100JGGFA#V0, R5F100JHGFA#V0, R5F100JJGFA#V0 R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, R5F100JFGFA#X0, R5F100JGGFA#X0, R5F100JHGFA#X0, R5F100JJGFA#X0
			D	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAF#V0, R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, R5F101JJFAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAF#X0, R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, R5F101JJFAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 R5F101JCDSA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 R5F101JCDSA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.5 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V_{ss}.

1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.13 100-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin										
	R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx									
Code flash memory (KB)	16 to 192		16 to 512		16 to 512		32 to 512		32 to 512										
Data flash memory (KB)	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—									
RAM (KB)	2 to 16 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}										
Address space	1 MB																		
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz																		
Low-speed on-chip oscillator	15 kHz (TYP.)																		
General-purpose registers	(8-bit register × 8) × 4 banks																		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)																		
Instruction set	<ul style="list-style-type: none"> Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 																		
I/O port	Total	36	40	44	48	58													
	CMOS I/O	28 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	31 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	34 (N-ch O.D. I/O [V_{DD} withstand voltage]: 11)	38 (N-ch O.D. I/O [V_{DD} withstand voltage]: 13)	48 (N-ch O.D. I/O [V_{DD} withstand voltage]: 15)													
	CMOS input	5	5	5	5	5													
	CMOS output	—	—	1	1	1													
	N-ch O.D. I/O (withstand voltage: 6 V)	3	4	4	4	4													
Timer	16-bit timer	8 channels																	
	Watchdog timer	1 channel																	
	Real-time clock (RTC)	1 channel																	
	12-bit interval timer (IT)	1 channel																	
	Timer output	4 channels (PWM outputs: 3 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	5 channels (PWM outputs: 4 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	8 channels (PWM outputs: 7 ^{Note2})															
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)																	

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f_x) ^{Note}	Ceramic resonator/ crystal resonator	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	1.0		20.0	MHz
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	1.0		16.0	MHz
		$1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$	1.0		8.0	MHz
		$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	1.0		4.0	MHz
XT1 clock oscillation frequency (f_x) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency	f_{IH}			1		32	MHz
High-speed on-chip oscillator clock frequency accuracy		-20 to $+85^\circ\text{C}$	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.0		+1.0	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.0		+5.0	%
		-40 to -20°C	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	f_{IL}				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (4/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V_{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OH1} = -10.0 \text{ mA}$	$EV_{DD0} - 1.5$		V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OH1} = -3.0 \text{ mA}$	$EV_{DD0} - 0.7$		V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OH1} = -2.0 \text{ mA}$	$EV_{DD0} - 0.6$		V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OH1} = -1.5 \text{ mA}$	$EV_{DD0} - 0.5$		V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, $I_{OH1} = -1.0 \text{ mA}$	$EV_{DD0} - 0.5$		V
	V_{OH2}	P20 to P27, P150 to P156	1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$, $I_{OH2} = -100 \mu\text{A}$	$V_{DD} - 0.5$		V
Output voltage, low	V_{OL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL1} = 20 \text{ mA}$		1.3	V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL1} = 8.5 \text{ mA}$		0.7	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL1} = 3.0 \text{ mA}$		0.6	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL1} = 1.5 \text{ mA}$		0.4	V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL1} = 0.6 \text{ mA}$		0.4	V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, $I_{OL1} = 0.3 \text{ mA}$		0.4	V
	V_{OL2}	P20 to P27, P150 to P156	1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$, $I_{OL2} = 400 \mu\text{A}$		0.4	V
	V_{OL3}	P60 to P63	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL3} = 15.0 \text{ mA}$		2.0	V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL3} = 5.0 \text{ mA}$		0.4	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL3} = 3.0 \text{ mA}$		0.4	V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, $I_{OL3} = 2.0 \text{ mA}$		0.4	V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, $I_{OL3} = 1.0 \text{ mA}$		0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I_{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{DD0}$		1	μA		
	I_{LIH2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{DD}$		1	μA		
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{DD}$	In input port or external clock input	1	μA		
						10	μA		
Input leakage current, low	I_{LIL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$		-1	μA		
	I_{LIL2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{SS}$		-1	μA		
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{SS}$	In input port or external clock input	-1	μA		
						-10	μA		
On-chip pll-up resistance	R_u	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$, In input port		10	20	100	$k\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	I_{DD1}	Operating mode HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					$V_{DD} = 3.0 \text{ V}$		2.3		mA
				Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	8.5	mA
					$V_{DD} = 3.0 \text{ V}$		5.2	8.5	mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	6.6	mA
					$V_{DD} = 3.0 \text{ V}$		4.1	6.6	mA
			$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.0	4.7	mA
					$V_{DD} = 3.0 \text{ V}$		3.0	4.7	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	2.1	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	2.1	mA
		LV (low-voltage main) mode <small>Note 5</small>	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	1.8	mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.2	2.0	mA
					Resonator connection		1.2	2.0	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9	μA
					Resonator connection		4.9	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9	μA
					Resonator connection		5.0	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6	μA
					Resonator connection		5.1	7.7	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3	μA
					Resonator connection		5.3	9.4	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3	μA
					Resonator connection		5.8	13.4	μA

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $AMPHS1 = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz


LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		2.4 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ Note 2		$f_{MCK}/6$ Note 2		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—		$f_{MCK}/6$ Note 2		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	—		1.3		0.6 Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when $EV_{DD0} < V_{DD}$.

2.4 V $\leq EV_{DD0} < 2.7 \text{ V}$: MAX. 2.6 Mbps

1.8 V $\leq EV_{DD0} < 2.4 \text{ V}$: MAX. 1.3 Mbps

1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$: MAX. 0.6 Mbps

3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:



HS (high-speed main) mode: 32 MHz (2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$)

16 MHz (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LS (low-speed main) mode: 8 MHz (1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LV (low-voltage main) mode: 4 MHz (1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)**UART mode bit width (during communication at same potential) (reference)**

Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate	Reception	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{\text{Note 4}}$	f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		bps
				f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		Mbps
				f _{MCK} /6 Notes 1 to 3		f _{MCK} /6 Notes 1, 2		f _{MCK} /6 Notes 1, 2		bps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with EV_{DD0} ≥ V_b.
3. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
 - 2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 2.6 Mbps
 - 1.8 V ≤ EV_{DD0} < 2.4 V : MAX. 1.3 Mbps

4. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V_{DD} ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


Remarks 1. V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. $R_b[\Omega]$: Communication line (SO_p) pull-up resistance, $C_b[F]$: Communication line (SO_p) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 3. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

Absolute Maximum Ratings (TA = 25°C) (2/2)

Parameter	Symbols	Conditions	Ratings	Unit	
Output current, high	I _{OH1}	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	I _{OH2}	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
	I _{OL1}	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
	I _{OL2}	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient temperature	T _A	In normal operation mode	-40 to +105	°C	
		In flash memory programming mode			
Storage temperature	T _{stg}		-65 to +150	°C	

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

 $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <small>Note 1</small>	I_{DD2} <small>Note 2</small>	HALT mode	HS (high-speed main) mode <small>Note 7</small>	$f_{IH} = 32 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$		0.54	2.90	mA	
					$V_{DD} = 3.0 \text{ V}$		0.54	2.90	mA	
				$f_{IH} = 24 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$		0.44	2.30	mA	
					$V_{DD} = 3.0 \text{ V}$		0.44	2.30	mA	
				$f_{IH} = 16 \text{ MHz}$ <small>Note 4</small>	$V_{DD} = 5.0 \text{ V}$		0.40	1.70	mA	
					$V_{DD} = 3.0 \text{ V}$		0.40	1.70	mA	
		HS (high-speed main) mode <small>Note 7</small>	$f_{MX} = 20 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 5.0 \text{ V}$	Square wave input		0.28	1.90	mA		
				Resonator connection		0.45	2.00	mA		
			$f_{MX} = 20 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 3.0 \text{ V}$	Square wave input		0.28	1.90	mA		
				Resonator connection		0.45	2.00	mA		
			$f_{MX} = 10 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 5.0 \text{ V}$	Square wave input		0.19	1.02	mA		
				Resonator connection		0.26	1.10	mA		
			$f_{MX} = 10 \text{ MHz}$ <small>Note 3</small> , $V_{DD} = 3.0 \text{ V}$	Square wave input		0.19	1.02	mA		
				Resonator connection		0.26	1.10	mA		
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = -40^\circ\text{C}$	Square wave input		0.25	0.57	μA		
				Resonator connection		0.44	0.76	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +25^\circ\text{C}$	Square wave input		0.30	0.57	μA		
				Resonator connection		0.49	0.76	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +50^\circ\text{C}$	Square wave input		0.37	1.17	μA		
				Resonator connection		0.56	1.36	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +70^\circ\text{C}$	Square wave input		0.53	1.97	μA		
				Resonator connection		0.72	2.16	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +85^\circ\text{C}$	Square wave input		0.82	3.37	μA		
				Resonator connection		1.01	3.56	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 5</small> , $T_A = +105^\circ\text{C}$	Square wave input		3.01	15.37	μA		
				Resonator connection		3.20	15.56	μA		
I_{DD3} <small>Note 6</small>	STOP mode <small>Note 8</small>	$T_A = -40^\circ\text{C}$					0.18	0.50	μA	
		$T_A = +25^\circ\text{C}$					0.23	0.50	μA	
		$T_A = +50^\circ\text{C}$					0.30	1.10	μA	
		$T_A = +70^\circ\text{C}$					0.46	1.90	μA	
		$T_A = +85^\circ\text{C}$					0.75	3.30	μA	
		$T_A = +105^\circ\text{C}$					2.94	15.30	μA	

(Notes and Remarks are listed on the next page.)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{ss} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↑) ^{Note}	t _{SIK1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	162		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	354		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	958		ns
Slp hold time (from SCKp↑) ^{Note}	t _{KSI1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	38		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	38		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 2.7 kΩ	38		ns
Delay time from SCKp↓ to SO _p output ^{Note}	t _{KSO1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ		200	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ		390	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ		400 ^{Note 1}	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ		400 ^{Note 1}	kHz
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ		100 ^{Note 1}	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ		100 ^{Note 1}	kHz
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ		100 ^{Note 1}	kHz
Hold time when SCL _r = "L"	t _{LOW}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	4600		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	4600		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	4650		ns
Hold time when SCL _r = "H"	t _{HIGH}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	620		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	500		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	2700		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	2400		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

4.2 24-pin Products


R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA
 R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA
 R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA
 R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA
 R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04



R5F100LCAF, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,
 R5F100LKAFB, R5F100LLAFB
 R5F101LCAF, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,
 R5F100LKDFB, R5F100LLDFB
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB,
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,
 R5F100LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.