



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mfafa-v0

Table 1-1. List of Ordering Part Numbers

(8/12)


Pin count	Package	Data flash	Fields of Application ^{Note}	Ordering Part Number
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)	Mounted	A D G	R5F100LCAFA#V0, R5F100LDAFA#V0, R5F100LEAFA#V0, R5F100LFAFA#V0, R5F100LGAFA#V0, R5F100LHAFA#V0, R5F100LJAFA#V0, R5F100LKAFA#V0, R5F100LLAFA#V0 R5F100LCAFA#X0, R5F100LDAFA#X0, R5F100LEAFA#X0, R5F100LFAFA#X0, R5F100LGAFA#X0, R5F100LHAFA#X0, R5F100LJAFA#X0, R5F100LKAFA#X0, R5F100LLAFA#X0 R5F100LCDFA#V0, R5F100LDDFA#V0, R5F100LEDFA#V0, R5F100LF DFA#V0, R5F100LGDFA#V0, R5F100LHDFA#V0, R5F100LJDFA#V0, R5F100LK DFA#V0, R5F100LLDFA#V0 R5F100LCDFA#X0, R5F100LDDFA#X0, R5F100LEDFA#X0, R5F100LF DFA#X0, R5F100LGDFA#X0, R5F100LHDFA#X0, R5F100LJDFA#X0, R5F100LK DFA#X0, R5F100LLDFA#X0 R5F100LCGFA#V0, R5F100LDGFA#V0, R5F100LEGFA#V0, R5F100LFGFA#V0 R5F100LCGFA#X0, R5F100LDGFA#X0, R5F100LEGFA#X0, R5F100LFGFA#X0 R5F100LGGFA#V0, R5F100LHGFA#V0, R5F100LJGFA#V0 R5F100LGGFA#X0, R5F100LHGFA#X0, R5F100LJGFA#X0
		Not mounted	A D	R5F101LCAFA#V0, R5F101LDAFA#V0, R5F101LEAFA#V0, R5F101LFAFA#V0, R5F101LGAFA#V0, R5F101LHAFA#V0, R5F101LJAFA#V0, R5F101LKAFA#V0, R5F101LLAFA#V0 R5F101LCAFA#X0, R5F101LDAFA#X0, R5F101LEAFA#X0, R5F101LFAFA#X0, R5F101LGAFA#X0, R5F101LHAFA#X0, R5F101LJAFA#X0, R5F101LKAFA#X0, R5F101LLAFA#X0 R5F101LCDFA#V0, R5F101LDDFA#V0, R5F101LEDFA#V0, R5F101LF DFA#V0, R5F101LGDFA#V0, R5F101LHDFA#V0, R5F101LJDFA#V0, R5F101LK DFA#V0, R5F101LLDFA#V0 R5F101LCDFA#X0, R5F101LDDFA#X0, R5F101LEDFA#X0, R5F101LF DFA#X0, R5F101LGDFA#X0, R5F101LHDFA#X0, R5F101LJDFA#X0, R5F101LK DFA#X0, R5F101LLDFA#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.2 24-pin products


- 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

- Remarks**
1. For pin identification, see **1.4 Pin Identification**.
 2. It is recommended to connect an exposed die pad to V_{ss}.

1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
3. When setting to PIOR = 1

(2/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin	
	R5F100EX	R5F101EX	R5F100FX	R5F101FX	R5F100GX	R5F101GX	R5F100JX	R5F101JX	R5F100LX	R5F101LX
Clock output/buzzer output	2		2		2		2		2	
<ul style="list-style-type: none"> • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: $f_{MAIN} = 20$ MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: $f_{SUB} = 32.768$ kHz operation) 										
8/10-bit resolution A/D converter	9 channels		10 channels		10 channels		12 channels		12 channels	
Serial interface	<p>[40-pin, 44-pin products]</p> <ul style="list-style-type: none"> • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel <p>[48-pin, 52-pin products]</p> <ul style="list-style-type: none"> • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel <p>[64-pin products]</p> <ul style="list-style-type: none"> • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel 									
I ² C bus	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel
Multiplier and divider/multiply-accumulator	<ul style="list-style-type: none"> • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits ÷ 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 									
DMA controller	2 channels									
Vectored interrupt sources	Internal	27	27	27	27	27	27	27	27	27
	External	7	7	10	12	12	13	13	13	13
Key interrupt	4									
Reset	<ul style="list-style-type: none"> • Reset by <u>RESET</u> pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access 									
Power-on-reset circuit	<ul style="list-style-type: none"> • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) 									
Voltage detector	<ul style="list-style-type: none"> • Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages) 									
On-chip debug function	Provided									
Power supply voltage	$V_{DD} = 1.6$ to 5.5 V ($T_A = -40$ to $+85^\circ\text{C}$) $V_{DD} = 2.4$ to 5.5 V ($T_A = -40$ to $+105^\circ\text{C}$)									
<R>	Operating ambient temperature									
	$T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications) $T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications)									

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin, 128-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	80-pin		100-pin		128-pin										
	R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx									
Code flash memory (KB)	96 to 512		96 to 512		192 to 512										
Data flash memory (KB)	8	—	8	—	8	—									
RAM (KB)	8 to 32 ^{Note 1}		8 to 32 ^{Note 1}		16 to 32 ^{Note 1}										
Address space	1 MB														
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)													
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)													
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz														
Low-speed on-chip oscillator	15 kHz (TYP.)														
General-purpose register	(8-bit register × 8) × 4 banks														
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation)														
	0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation)														
	30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)														
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 														
I/O port	Total	74	92	120											
	CMOS I/O	64 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 21)	82 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 24)	110 (N-ch O.D. I/O [EV_{DD} withstand voltage]: 25)											
	CMOS input	5	5	5											
	CMOS output	1	1	1											
	N-ch O.D. I/O (withstand voltage: 6 V)	4	4	4											
Timer	16-bit timer	12 channels	12 channels	16 channels											
	Watchdog timer	1 channel	1 channel	1 channel											
	Real-time clock (RTC)	1 channel	1 channel	1 channel											
	12-bit interval timer (IT)	1 channel	1 channel	1 channel											
	Timer output	12 channels (PWM outputs: 10 ^{Note 2})	12 channels (PWM outputs: 10 ^{Note 2})	16 channels (PWM outputs: 14 ^{Note 2})											
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)													

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H

R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products


 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	I_{DD1}	Operating mode HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					$V_{DD} = 3.0 \text{ V}$		2.3		mA
				Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	8.5	mA
					$V_{DD} = 3.0 \text{ V}$		5.2	8.5	mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	6.6	mA
					$V_{DD} = 3.0 \text{ V}$		4.1	6.6	mA
			$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.0	4.7	mA
					$V_{DD} = 3.0 \text{ V}$		3.0	4.7	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	2.1	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	2.1	mA
		LV (low-voltage main) mode <small>Note 5</small>	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	1.8	mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.2	2.0	mA
					Resonator connection		1.2	2.0	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9	μA
					Resonator connection		4.9	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9	μA
					Resonator connection		5.0	6.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6	μA
					Resonator connection		5.1	7.7	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3	μA
					Resonator connection		5.3	9.4	μA
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3	μA
					Resonator connection		5.8	13.4	μA

(Notes and Remarks are listed on the next page.)

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		2.4 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—		$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	—		1.3		0.6 Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when $EV_{DD0} < V_{DD}$.

2.4 V $\leq EV_{DD0} < 2.7 \text{ V}$: MAX. 2.6 Mbps

1.8 V $\leq EV_{DD0} < 2.4 \text{ V}$: MAX. 1.3 Mbps

1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$: MAX. 0.6 Mbps

3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:



HS (high-speed main) mode: 32 MHz (2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$)

16 MHz (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LS (low-speed main) mode: 8 MHz (1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LV (low-voltage main) mode: 4 MHz (1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

- Remarks**
1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 2. r: IIC number ($r = 00, 01, 10, 20, 30, 31$), g: PIM, POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$)

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage		
	Reference voltage (+) = AV_{REFP}	Reference voltage (+) = V_{DD}	Reference voltage (+) = V_{BGR}
Reference voltage (-) = AV_{REFM}	Reference voltage (-) = V_{SS}	Reference voltage (-) = AV_{REFM}	Reference voltage (-) = AV_{REFM}
ANI0 to ANI14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).
ANI16 to ANI26	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1).		—

(1) When reference voltage (+) = AV_{REFP} /ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM} /ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{SS}} = 0 \text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	± 3.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}		1.2	± 7.0	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI2 to ANI14	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	μs
	t _{CONV}	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.375		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	μs
			2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{zs}	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.25	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 0.50	%FSR
Full-scale error ^{Notes 1, 2}	E _{fs}	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.25	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 0.50	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 2.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 5.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 1.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 2.0	LSB
Analog input voltage	V _{AIN}	ANI2 to ANI14		0		AV_{REFP}	V
		Internal reference voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, HS (high-speed main) mode)			V_{BGR} ^{Note 5}		V
		Temperature sensor output voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, HS (high-speed main) mode)			V_{TMPS25} ^{Note 5}		V

(Notes are listed on the next page.)

LVD Detection Voltage of Interrupt & Reset Mode($T_A = -40$ to $+85^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V_{LVDA0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 0$, falling reset voltage	Rising release reset voltage	1.60	1.63	1.66	V
	V_{LVDA1}		Falling interrupt voltage	1.74	1.77	1.81	V
	V_{LVDA2}		Rising release reset voltage	1.84	1.88	1.91	V
	V_{LVDA3}		Falling interrupt voltage	1.80	1.84	1.87	V
	V_{LVDB0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 1$, falling reset voltage	Rising release reset voltage	2.86	2.92	2.97	V
	V_{LVDB1}		Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVDB2}		Rising release reset voltage	1.94	1.98	2.02	V
	V_{LVDB3}		Falling interrupt voltage	1.90	1.94	1.98	V
	V_{LVDC0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 0$, falling reset voltage	Rising release reset voltage	2.05	2.09	2.13	V
	V_{LVDC1}		Falling interrupt voltage	2.00	2.04	2.08	V
	V_{LVDC2}		Rising release reset voltage	3.07	3.13	3.19	V
	V_{LVDC3}		Falling interrupt voltage	3.00	3.06	3.12	V
	V_{LVDD0}	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 1$, falling reset voltage	Rising release reset voltage	2.40	2.45	2.50	V
	V_{LVDD1}		Falling interrupt voltage	2.56	2.61	2.66	V
	V_{LVDD2}		Rising release reset voltage	2.50	2.55	2.60	V
	V_{LVDD3}		Falling interrupt voltage	2.66	2.71	2.76	V
	V_{LVDD0}		Rising release reset voltage	2.60	2.65	2.70	V
	V_{LVDD1}		Falling interrupt voltage	3.68	3.75	3.82	V
	V_{LVDD2}		Rising release reset voltage	3.60	3.67	3.74	V
	V_{LVDD3}		Falling interrupt voltage	2.96	3.02	3.08	V

2.6.5 Power supply voltage rising slope characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S_{VDD}				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 2.4 AC Characteristics.

2.7 RAM Data Retention Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.46 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^\circ\text{C}$
R5F100xxGxx

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0}, EV_{DD1}, EV_{SS0}, or EV_{SS1} pin, replace EV_{DD0} and EV_{DD1} with V_{DD}, or replace EV_{SS0} and EV_{SS1} with V_{SS}.
 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 4. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^\circ\text{C}$ to $+105^\circ\text{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to $+85^\circ\text{C}$, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$)**.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^\circ\text{C}$)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Application	
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	$T_A = -40$ to $+85^\circ\text{C}$	$T_A = -40$ to $+105^\circ\text{C}$
Operating mode Operating voltage range	HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 32 MHz $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 4 MHz	HS (high-speed main) mode only: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 32 MHz $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 1.5\% @ T_A = -40$ to -20°C $1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$ $\pm 5.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 5.5\% @ T_A = -40$ to -20°C	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ $\pm 2.0\% @ T_A = +85$ to $+105^\circ\text{C}$ $\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$ $\pm 1.5\% @ T_A = -40$ to -20°C
Serial array unit	UART CSI: $f_{CLK}/2$ (supporting 16 Mbps), $f_{CLK}/4$ Simplified I ² C communication	UART CSI: $f_{CLK}/4$ Simplified I ² C communication
I ² CA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)


(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I _{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V _I = EV _{DD0}		1	μA
	I _{LIH2}	P20 to P27, P137, P150 to P156, RESET		V _I = V _{DD}		1	μA
	I _{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V _I = V _{DD}	In input port or external clock input	1	μA
Input leakage current, low		P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V _I = EV _{SS0}		-1	μA
I _{LIL2}	P20 to P27, P137, P150 to P156, RESET		V _I = V _{SS}		-1	μA	
I _{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V _I = V _{SS}	In input port or external clock input	-1	μA	
On-chip pll-up resistance		P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V _I = EV _{SS0} , In input port		10 20 100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate ^{Note 1}		Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK}		f _{MCK} /12 ^{Note 2}	bps
				2.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
- 2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode	Unit
		MIN.	MAX.		
Transfer rate	Reception	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V	Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK}	f _{MCK} /12 ^{Note 1}	bps
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V	Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK}	f _{MCK} /12 ^{Note 1}	Mbps
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V	Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK}	f _{MCK} /12 ^{Notes 1,2}	bps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Data setup time (reception)	t _{SU:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1/f _{MCK} + 570 <small>Note 2</small>		ns
Data hold time (transmission)	t _{HD:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	0	1420	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	0	1420	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	0	1215	ns

Notes 1. The value must also be equal to or less than f_{MCK}/4.2. Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".


Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

4.3 25-pin Products

R5F1008AALA, R5F1008CALA, R5F1008DALA, R5F1008EALA
 R5F1018AALA, R5F1018CALA, R5F1018DALA, R5F1018EALA
 R5F1008AGLA, R5F1008CGLA, R5F1008DGLA, R5F1008EGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA25-3x3-0.50	PWLG0025KA-A	P25FC-50-2N2-2	0.01




©2012 Renesas Electronics Corporation. All rights reserved.




4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP
 R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP
 R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP
 R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP
 R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



detail of lead end

**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 ^{+0.08} _{-0.07}
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° ^{+5°} _{-3°}
T	0.25
U	0.6±0.15

©2012 Renesas Electronics Corporation. All rights reserved.

R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG,

R5F100LJABG



R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG,

R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG,

R5F100LJGBG


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03



©2012 Renesas Electronics Corporation. All rights reserved.

R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB
 R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB
 R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB
 R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB
 R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.