



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 64  |
| Program Memory Size        | 96KB (96K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 17x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-LQFP   |
| Supplier Device Package    | 80-LFQFP (12x12)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mfdvb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mfdvb-v0</a> |

Table 1-1. List of Ordering Part Numbers

(12/12)


| Pin count | Package   | Data flash  | Fields of Application <sup>Note</sup> | Ordering Part Number   |
|-----------|---|-------------|---------------------------------------|--|
| 128 pins  | 128-pin plastic LFQFP<br>(14 × 20 mm, 0.5 mm pitch) | Mounted     | A                                     | R5F100SHAFB#V0, R5F100SJAFB#V0,<br>R5F100SKAFB#V0, R5F100SLAFB#V0<br>R5F100SHAFB#X0, R5F100SJAFB#X0,<br>R5F100SKAFB#X0, R5F100SLAFB#X0 |
|           |   |             | D                                     | R5F100SHDFB#V0, R5F100SJDFB#V0,<br>R5F100SKDFB#V0, R5F100SLDFB#V0<br>R5F100SHDFB#X0, R5F100SJDFB#X0,<br>R5F100SKDFB#X0, R5F100SLDFB#X0 |
|           |   | Not mounted | A                                     | R5F101SHAFB#V0, R5F101SJAFB#V0,<br>R5F101SKAFB#V0, R5F101SLAFB#V0<br>R5F101SHAFB#X0, R5F101SJAFB#X0,<br>R5F101SKAFB#X0, R5F101SLAFB#X0 |
|           |   |             | D                                     | R5F101SHDFB#V0, R5F101SJDFB#V0,<br>R5F101SKDFB#V0, R5F101SLDFB#V0<br>R5F101SHDFB#X0, R5F101SJDFB#X0,<br>R5F101SKDFB#X0, R5F101SLDFB#X0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.3.2 24-pin products

- 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see 1.4 Pin Identification.

2. It is recommended to connect an exposed die pad to Vss.

## 1.3.5 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
- It is recommended to connect an exposed die pad to V<sub>ss</sub>.

## 1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)



- Cautions**
1. Make EVSS0, EVSS1 pins the same potential as VSS pin.
  2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
  3. Connect the REGC pin to VSS via a capacitor (0.47 to 1  $\mu$ F).

- Remarks**
1. For pin identification, see 1.4 Pin Identification.
  2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the VSS, EVSS0 and EVSS1 pins to separate ground lines.
  3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
4. When setting to PIOR = 1

(2/2)

| Item  | 20-pin  |          | 24-pin     |          | 25-pin     |          | 30-pin     |          | 32-pin     |          | 36-pin     |          |
|---|---|----------|------------|----------|------------|----------|------------|----------|------------|----------|------------|----------|
|   | R5F1006x  | R5F1016x | R5F1007x   | R5F1017x | R5F1008x   | R5F1018x | R5F100Ax   | R5F101Ax | R5F100Bx   | R5F101Bx | R5F100Cx   | R5F101Cx |
| Clock output/buzzer output                  | —   |          | 1          |          | 1          |          | 2          |          | 2          |          | 2          |          |
|   | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: f <sub>MAIN</sub> = 20 MHz operation)   |          |            |          |            |          |            |          |            |          |            |          |
| 8/10-bit resolution A/D converter           | 6 channels  |          | 6 channels |          | 6 channels |          | 8 channels |          | 8 channels |          | 8 channels |          |
| Serial interface                            | [20-pin, 24-pin, 25-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>[30-pin, 32-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART (UART supporting LIN-bus): 1 channel<br>[36-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 2 channels/simplified I <sup>2</sup> C: 2 channels/UART (UART supporting LIN-bus): 1 channel |          |            |          |            |          |            |          |            |          |            |          |
|   | I <sup>2</sup> C bus  | —        | 1 channel  |          | 1 channel  |          | 1 channel  |          | 1 channel  |          | 1 channel  |          |
| Multiplier and divider/multiply-accumulator | • 16 bits × 16 bits = 32 bits (Unsigned or signed)<br>• 32 bits ÷ 32 bits = 32 bits (Unsigned)<br>• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)  |          |            |          |            |          |            |          |            |          |            |          |
| DMA controller                              | 2 channels  |          |            |          |            |          |            |          |            |          |            |          |
| Vectored interrupt sources                  | Internal  | 23       | 24         |          | 24         |          | 27         |          | 27         |          | 27         |          |
|   | External  | 3        | 5          |          | 5          |          | 6          |          | 6          |          | 6          |          |
| Key interrupt                               | —   |          |            |          |            |          |            |          |            |          |            |          |
| Reset                                       | • Reset by $\overline{\text{RESET}}$ pin<br>• Internal reset by watchdog timer<br>• Internal reset by power-on-reset<br>• Internal reset by voltage detector<br>• Internal reset by illegal instruction execution <sup>Note</sup><br>• Internal reset by RAM parity error<br>• Internal reset by illegal-memory access  |          |            |          |            |          |            |          |            |          |            |          |
| Power-on-reset circuit                      | • Power-on-reset: 1.51 V (TYP.)<br>• Power-down-reset: 1.50 V (TYP.)  |          |            |          |            |          |            |          |            |          |            |          |
| Voltage detector                            | • Rising edge : 1.67 V to 4.06 V (14 stages)<br>• Falling edge : 1.63 V to 3.98 V (14 stages)   |          |            |          |            |          |            |          |            |          |            |          |
| On-chip debug function                      | Provided  |          |            |          |            |          |            |          |            |          |            |          |
| Power supply voltage                        | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)   |          |            |          |            |          |            |          |            |          |            |          |
| Operating ambient temperature               | T <sub>A</sub> = 40 to +85°C (A: Consumer applications, D: Industrial applications )<br>T <sub>A</sub> = 40 to +105°C (G: Industrial applications)  |          |            |          |            |          |            |          |            |          |            |          |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V) (4/5)

| Items                | Symbol           | Conditions   | MIN.   | TYP.                    | MAX. | Unit |
|----------------------|------------------|--|--|-------------------------|------|------|
| Output voltage, high | V <sub>OH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10.0 mA | E <sub>VDD0</sub> - 1.5 |      | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA  | E <sub>VDD0</sub> - 0.7 |      | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -2.0 mA  | E <sub>VDD0</sub> - 0.6 |      | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OH1</sub> = -1.0 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      | V <sub>OH2</sub> | P20 to P27, P150 to P156   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA    | V <sub>DD</sub> - 0.5   |      | V    |
| Output voltage, low  | V <sub>OL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA    |                         | 1.3  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA   |                         | 0.7  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA   |                         | 0.6  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL1</sub> = 0.3 mA   |                         | 0.4  | V    |
|                      | V <sub>OL2</sub> | P20 to P27, P150 to P156   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA     |                         | 0.4  | V    |
|                      | V <sub>OL3</sub> | P60 to P63   | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA  |                         | 2.0  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL3</sub> = 1.0 mA   |                         | 0.4  | V    |

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)****(T<sub>A</sub> = -40 to +85°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter  | Symbol                                 | Conditions                             | HS (high-speed main) Mode    |      | LS (low-speed main) Mode     |      | LV (low-voltage main) Mode   |      | Unit |
|--|--|--|------------------------------|------|------------------------------|------|------------------------------|------|------|
|  |  |  | MIN.                         | MAX. | MIN.                         | MAX. | MIN.                         | MAX. |      |
| SCKp cycle time  | t <sub>KCY1</sub>                      | t <sub>KCY1</sub> ≥ 2/f <sub>CLK</sub> |                              |      |                              |      |                              |      |      |
|  |  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | 62.5                         |      | 250                          |      | 500                          |      | ns   |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | 83.3                         |      | 250                          |      | 500                          |      | ns   |
| SCKp high-/low-level width                                   | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | t <sub>KCY1</sub> /2 –<br>7  |      | t <sub>KCY1</sub> /2 –<br>50 |      | t <sub>KCY1</sub> /2 –<br>50 |      | ns   |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | t <sub>KCY1</sub> /2 –<br>10 |      | t <sub>KCY1</sub> /2 –<br>50 |      | t <sub>KCY1</sub> /2 –<br>50 |      | ns   |
| Slp setup time (to SCKp↑)<br><small>Note 1</small>           | t <sub>SIK1</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | 23                           |      | 110                          |      | 110                          |      | ns   |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | 33                           |      | 110                          |      | 110                          |      | ns   |
| Slp hold time (from SCKp↑)<br><small>Note 2</small>          | t <sub>KSI1</sub>                      | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      | 10                           |      | 10                           |      | 10                           |      | ns   |
| Delay time from SCKp↓ to SOp output<br><small>Note 3</small> | t <sub>KSO1</sub>                      | C = 20 pF <small>Note 4</small>        |                              | 10   |                              | 10   |                              | 10   | ns   |

- Notes**
1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
  2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)
  3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>). m: Unit number,  
n: Channel number (mn = 00))



**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter   | Symbol | Conditions |   | HS (high-speed main) Mode |                                   | LS (low-speed main) Mode      |                                   | LV (low-voltage main) Mode    |      | Unit                          |      |
|---|--------|------------|---|---------------------------|-----------------------------------|-------------------------------|-----------------------------------|-------------------------------|------|-------------------------------|------|
|   |        |            |   | MIN.                      | MAX.                              | MIN.                          | MAX.                              | MIN.                          | MAX. |                               |      |
| Transfer rate   |        | Reception  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                    |                           |                                   | f <sub>MCK</sub> /6<br>Note 1 |                                   | f <sub>MCK</sub> /6<br>Note 1 |      | f <sub>MCK</sub> /6<br>Note 1 | bps  |
|   |        |            |   |                           |                                   | 5.3                           |                                   | 1.3                           |      | 0.6                           | Mbps |
|   |        |            | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 4</sup> |                           |                                   |                               |                                   |                               |      |                               |      |
|   |        |            |   |                           |                                   |                               |                                   |                               |      |                               |      |
|   |        |            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                    |                           |                                   | f <sub>MCK</sub> /6<br>Note 1 |                                   | f <sub>MCK</sub> /6<br>Note 1 |      | f <sub>MCK</sub> /6<br>Note 1 | bps  |
|   |        |            |   |                           |                                   | 5.3                           |                                   | 1.3                           |      | 0.6                           | Mbps |
| Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 4</sup> |        |            |   |                           |                                   |                               |                                   |                               |      |                               |      |
|   |        |            |   |                           |                                   |                               |                                   |                               |      |                               |      |
| 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V                                    |        |            | f <sub>MCK</sub> /6<br>Notes 1 to 3   |                           | f <sub>MCK</sub> /6<br>Notes 1, 2 |                               | f <sub>MCK</sub> /6<br>Notes 1, 2 | bps                           |      |                               |      |
|   |        |            | 5.3   |                           | 1.3                               |                               | 0.6                               | Mbps                          |      |                               |      |
| Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 4</sup> |        |            |   |                           |                                   |                               |                                   |                               |      |                               |      |
|   |        |            |   |                           |                                   |                               |                                   |                               |      |                               |      |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.**3.** The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>.2.4 V ≤ EV<sub>DD0</sub> < 2.7 V : MAX. 2.6 Mbps1.8 V ≤ EV<sub>DD0</sub> < 2.4 V : MAX. 1.3 Mbps**4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V)

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remarks 1.** V<sub>b</sub>[V]: Communication line voltage**2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)**3.** f<sub>MCK</sub>: Serial array unit operation clock frequency(Operation clock to be set by the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))**4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

3. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV<sub>DD0</sub> < 4.0 V and 2.3 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
5. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.
6. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V ≤ EV<sub>DD0</sub> < 3.3 V and 1.6 V ≤ V<sub>b</sub> ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the Rx<sub>Dq</sub> pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the Tx<sub>Dq</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/2)

| Parameter                         | Symbol            | Conditions   |                                    | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-----------------------------------|-------------------|--|------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                   |                   |  |                                    | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time <sup>Note 1</sup> | t <sub>KCY2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                   | 24 MHz < f <sub>MCK</sub>          | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 8 MHz < f <sub>MCK</sub> ≤ 20 MHz  | 10/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |  | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                   | 24 MHz < f <sub>MCK</sub>          | 20/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 16/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |  | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> | 24 MHz < f <sub>MCK</sub>          | 48/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 36/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 32/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 26/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |  | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 16/<br>f <sub>MCK</sub>   |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |  | f <sub>MCK</sub> ≤ 4 MHz           | 10/<br>f <sub>MCK</sub>   |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V<sup>Note 4</sup>, HS (high-speed main) mode)

| Parameter                                      | Symbol            | Conditions       |                                 | MIN. | TYP. | MAX.                               | Unit |
|--|-------------------|------------------|---------------------------------|------|------|------------------------------------|------|
| Resolution                                     | RES               |                  |                                 | 8    |      |                                    | bit  |
| Conversion time                                | t <sub>CONV</sub> | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | 17   |      | 39                                 | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>   | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±0.60                              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±2.0                               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±1.0                               | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  |                  |                                 | 0    |      | V <sub>BGR</sub> <sup>Note 3</sup> | V    |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V<sub>SS</sub>, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

### 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$ )

This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to  $+105^\circ\text{C}$   
R5F100xxGxx

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an  $\text{EV}_{\text{DD0}}$ ,  $\text{EV}_{\text{DD1}}$ ,  $\text{EV}_{\text{SS0}}$ , or  $\text{EV}_{\text{SS1}}$  pin, replace  $\text{EV}_{\text{DD0}}$  and  $\text{EV}_{\text{DD1}}$  with  $\text{V}_{\text{DD}}$ , or replace  $\text{EV}_{\text{SS0}}$  and  $\text{EV}_{\text{SS1}}$  with  $\text{V}_{\text{SS}}$ .
  3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
  4. Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^\circ\text{C}$  to  $+105^\circ\text{C}$ . Derating is the systematic reduction of load for the sake of improved reliability.

**Remark** When RL78/G13 is used in the range of  $T_A = -40$  to  $+85^\circ\text{C}$ , see **CHAPTER 2 ELECTRICAL SPECIFICATIONS ( $T_A = -40$  to  $+85^\circ\text{C}$ )**.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ )" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter                                    | Application  |  |
|--|--|--|
|  | A: Consumer applications,<br>D: Industrial applications  | G: Industrial applications   |
| Operating ambient temperature                | $T_A = -40$ to $+85^\circ\text{C}$   | $T_A = -40$ to $+105^\circ\text{C}$  |
| Operating mode<br>Operating voltage range    | HS (high-speed main) mode:<br>$2.7\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$<br>$2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$<br>LS (low-speed main) mode:<br>$1.8\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }8\text{ MHz}$<br>LV (low-voltage main) mode:<br>$1.6\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }4\text{ MHz}$ | HS (high-speed main) mode only:<br>$2.7\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$<br>$2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$  |
| High-speed on-chip oscillator clock accuracy | $1.8\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$<br>$\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\% @ T_A = -40$ to $-20^\circ\text{C}$<br>$1.6\text{ V} \leq V_{\text{DD}} < 1.8\text{ V}$<br>$\pm 5.0\% @ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 5.5\% @ T_A = -40$ to $-20^\circ\text{C}$  | $2.4\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$<br>$\pm 2.0\% @ T_A = +85$ to $+105^\circ\text{C}$<br>$\pm 1.0\% @ T_A = -20$ to $+85^\circ\text{C}$<br>$\pm 1.5\% @ T_A = -40$ to $-20^\circ\text{C}$ |
| Serial array unit                            | UART<br>CSI: $f_{\text{CLK}}/2$ (supporting 16 Mbps), $f_{\text{CLK}}/4$<br>Simplified I <sup>2</sup> C communication  | UART<br>CSI: $f_{\text{CLK}}/4$<br>Simplified I <sup>2</sup> C communication   |
| IICA   | Normal mode<br>Fast mode<br>Fast mode plus   | Normal mode<br>Fast mode   |
| Voltage detector                             | Rise detection voltage: 1.67 V to 4.06 V (14 levels)<br>Fall detection voltage: 1.63 V to 3.98 V (14 levels)   | Rise detection voltage: 2.61 V to 4.06 V (8 levels)<br>Fall detection voltage: 2.55 V to 3.98 V (8 levels)   |

(Remark is listed on the next page.)

- Notes**
1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$

$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$

6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter is in operation.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVD}$  when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see **18.3.3 SNOOZE mode** in the RL78/G13 User's Manual.

- Remarks**
1.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency
  2.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  3.  $f_{CLK}$ : CPU/peripheral hardware clock frequency
  4. Temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$

5. The smaller maximum transfer rate derived by using  $f_{MCK}/12$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$  and  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.



6. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)





**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

**Caution** Select the TTL input buffer and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage
  2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

## 3.8 Flash Memory Programming Characteristics

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

| Parameter   | Symbol            | Conditions  | MIN.    | TYP.      | MAX. | Unit  |
|---|-------------------|---|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency                     | f <sub>CLK</sub>  | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$                            | 1       |           | 32   | MHz   |
| Number of code flash rewrites<br><small>Notes 1,2,3</small> | C <sub>enwr</sub> | Retained for 20 years<br>$T_A = 85^\circ\text{C}$ <small>Note 4</small> | 1,000   |           |      | Times |
| Number of data flash rewrites<br><small>Notes 1,2,3</small> |                   | Retained for 1 years<br>$T_A = 25^\circ\text{C}$                        |         | 1,000,000 |      |       |
|   |                   | Retained for 5 years<br>$T_A = 85^\circ\text{C}$ <small>Note 4</small>  | 100,000 |           |      |       |
|   |                   | Retained for 20 years<br>$T_A = 85^\circ\text{C}$ <small>Note 4</small> | 10,000  |           |      |       |

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  2. When using flash memory programmer and Renesas Electronics self programming library.
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  4. This temperature is the average value at which data are retained.

## 3.9 Dedicated Flash Memory Programmer Communication (UART)


**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD0} = V_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = V_{SS0} = V_{SS1} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

## 4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB  
 R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB  
 R5F100PFDDB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F100PLDFB  
 R5F101PFDDB, R5F101PGDFB, R5F101PHDFB, R5F101PJDFB, R5F101PKDFB, R5F101PLDFB  
 R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

| JEITA Package Code    | RENESAS Code | Previous Code   | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP100-14x14-0.50 | PLQP0100KE-A | P100GC-50-GBR-1 | 0.69            |



© 2012 Renesas Electronics Corporation. All rights reserved.

| Rev. | Date         | Description |  |
|------|--------------|-------------|--|
|      |              | Page        | Summary  |
| 3.00 | Aug 02, 2013 | 81          | Modification of figure of AC Timing Test Points  |
|      |              | 81          | Modification of description and note 3 in (1) During communication at same potential (UART mode)   |
|      |              | 83          | Modification of description in (2) During communication at same potential (CSI mode)   |
|      |              | 84          | Modification of description in (3) During communication at same potential (CSI mode)   |
|      |              | 85          | Modification of description in (4) During communication at same potential (CSI mode) (1/2)   |
|      |              | 86          | Modification of description in (4) During communication at same potential (CSI mode) (2/2)   |
|      |              | 88          | Modification of table in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (1/2)   |
|      |              | 89          | Modification of table and caution in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)                             |
|      |              | 91          | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)                            |
|      |              | 92, 93      | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                             |
|      |              | 94          | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                                     |
|      |              | 95          | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2)  |
|      |              | 96          | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2)  |
|      |              | 97          | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)   |
|      |              | 98          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)                          |
|      |              | 99          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                          |
|      |              | 100         | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                                     |
|      |              | 102         | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)   |
|      |              | 103         | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)                                   |
|      |              | 106         | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)                      |
|      |              | 107         | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2) |
|      |              | 109         | Addition of (1) I <sup>2</sup> C standard mode   |
|      |              | 111         | Addition of (2) I <sup>2</sup> C fast mode   |
|      |              | 112         | Addition of (3) I <sup>2</sup> C fast mode plus  |
|      |              | 112         | Modification of IICA serial transfer timing  |
|      |              | 113         | Addition of table in 2.6.1 A/D converter characteristics   |
|      |              | 113         | Modification of description in 2.6.1 (1)   |
|      |              | 114         | Modification of notes 3 to 5 in 2.6.1 (1)  |
|      |              | 115         | Modification of description and notes 2, 4, and 5 in 2.6.1 (2)   |
|      |              | 116         | Modification of description and notes 3 and 4 in 2.6.1 (3)   |
|      |              | 117         | Modification of description and notes 3 and 4 in 2.6.1 (4)   |

## NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.