

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LFQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mfdfb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.3.4 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.7 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to Vss.

## 1.4 Pin Identification

ANI0 to ANI14,		REGC:	Regulator capacitance
ANI16 to ANI26:	Analog input	RESET:	Reset
AVREFM:	A/D converter reference	RTC1HZ:	Real-time clock correction clock
	potential (- side) input		(1 Hz) output
AVREFP:	A/D converter reference	RxD0 to RxD3:	Receive data
	potential (+ side) input	SCK00, SCK01, SCK10,	
EVDD0, EVDD1:	Power supply for port	SCK11, SCK20, SCK21,	
EVsso, EVss1:	Ground for port	SCLA0, SCLA1:	Serial clock input/output
EXCLK:	External clock input (Main	SCLA0, SCLA1, SCL00,	
	system clock)	SCL01, SCL10, SCL11,	
EXCLKS:	External clock input	SCL20,SCL21, SCL30,	
	(Subsystem clock)	SCL31:	Serial clock output
INTP0 to INTP11:	Interrupt request from	SDAA0, SDAA1, SDA00	,
	peripheral	SDA01,SDA10, SDA11,	
KR0 to KR7:	Key return	SDA20,SDA21, SDA30,	
P00 to P07:	Port 0	SDA31:	Serial data input/output
P10 to P17:	Port 1	SI00, SI01, SI10, SI11,	
P20 to P27:	Port 2	SI20, SI21, SI30, SI31:	Serial data input
P30 to P37:	Port 3	SO00, SO01, SO10,	
P40 to P47:	Port 4	SO11, SO20, SO21,	
P50 to P57:	Port 5	SO30, SO31:	Serial data output
P60 to P67:	Port 6	TI00 to TI07,	
P70 to P77:	Port 7	TI10 to TI17:	Timer input
P80 to P87:	Port 8	TO00 to TO07,	
P90 to P97:	Port 9	TO10 to TO17:	Timer output
P100 to P106:	Port 10	TOOL0:	Data input/output for tool
P110 to P117:	Port 11	TOOLRxD, TOOLTxD:	Data input/output for external device
P120 to P127:	Port 12	TxD0 to TxD3:	Transmit data
P130, P137:	Port 13	V <sub>DD</sub> :	Power supply
P140 to P147:	Port 14	Vss:	Ground
P150 to P156:	Port 15	X1, X2:	Crystal oscillator (main system clock)
PCLBUZ0, PCLBUZ1	: Programmable clock	XT1, XT2:	Crystal oscillator (subsystem clock)
	output/buzzer output		

### 1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 2.3.2 Supply current characteristics

### (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

## (Ta = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (high-	fin = 32 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.1		mA
current Note 1		mode	speed main) mode Note 5		operation	$V_{DD} = 3.0 \text{ V}$		2.1		mA
			mode		Normal	$V_{DD} = 5.0 \text{ V}$		4.6	7.0	mA
					operation	V <sub>DD</sub> = 3.0 V		4.6	7.0	mA
				fin = 24 MHz Note 3	Normal	$V_{DD} = 5.0 \text{ V}$		3.7	5.5	mA
					operation	V <sub>DD</sub> = 3.0 V		3.7	5.5	mA
				fin = 16 MHz Note 3	Normal	V <sub>DD</sub> = 5.0 V		2.7	4.0	mA
					operation	V <sub>DD</sub> = 3.0 V		2.7	4.0	mA
			LS (low-	fih = 8 MHz Note 3	Normal	V <sub>DD</sub> = 3.0 V		1.2	1.8	mA
			speed main) mode Note 5		operation	V <sub>DD</sub> = 2.0 V		1.2	1.8	mA
			LV (low-	fin = 4 MHz Note 3	Normal	$V_{DD} = 3.0 \text{ V}$		1.2	1.7	mA
			voltage main) mode		operation	V <sub>DD</sub> = 2.0 V		1.2	1.7	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA
			speed main) mode Note 5	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		1.9	2.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA	
			V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.9	2.7	mA	
			LS (low-	$f_{MX} = 8 MHz^{Note 2},$	Normal	Square wave input		1.1	1.7	mA
			speed main) mode Note 5	V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.1	1.7	mA
				f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.1	1.7	mA
				V <sub>DD</sub> = 2.0 V	operation	Resonator connection		1.1	1.7	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μА
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Resonator connection		4.2	5.0	μΑ
				fsuB = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ
				Note 4 $T_A = +25^{\circ}C$	operation	Resonator connection		4.2	5.0	μА
				fsuв = 32.768 kHz	Normal	Square wave input		4.2	5.5	μΑ
				Note 4  TA = +50°C	operation	Resonator connection		4.3	5.6	μА
				fsuB = 32.768 kHz	Normal	Square wave input		4.3	6.3	μA
		N	Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		4.4	6.4	μΑ	
				fsuB = 32.768 kHz	Normal	Square wave input		4.6	7.7	μА
				Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		4.7	7.8	μΑ

(Notes and Remarks are listed on the next page.)



- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDO</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDO</sub> or V<sub>SS</sub>, EV<sub>SSO</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$   $2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$  LS (low-speed main) mode:  $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$  LV (low-voltage main) mode:  $1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 4 \text{ MHz}$ 

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

## (Ta = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V) (1/2)

Parameter	Symbol			Conditions	,	_	MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating	HS (high-	fih = 32 MHz Note 3	Basic	V <sub>DD</sub> = 5.0 V		2.6		mA
current		mode	speed main) mode Note 5		operation	$V_{DD} = 3.0 \text{ V}$		2.6		mA
					Normal	$V_{DD} = 5.0 \text{ V}$		6.1	9.5	mA
					operation	$V_{DD} = 3.0 \text{ V}$		6.1	9.5	mA
				$f_{IH} = 24 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 5.0 \text{ V}$		4.8	7.4	mA
					operation	$V_{DD} = 3.0 \text{ V}$		4.8	7.4	mA
				$f_{IH} = 16 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 5.0 \text{ V}$		3.5	5.3	mA
					operation	$V_{DD} = 3.0 \text{ V}$		3.5	5.3	mA
			LS (low-	$f_{IH} = 8 \text{ MHz}^{Note 3}$	Nomal	$V_{DD} = 3.0 \text{ V}$		1.5	2.3	mA
			speed main) mode Note 5		operation	V <sub>DD</sub> = 2.0 V		1.5	2.3	mA
			LV (low-	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal	V <sub>DD</sub> = 3.0 V		1.5	2.0	mA
			voltage main) mode		operation	V <sub>DD</sub> = 2.0 V		1.5	2.0	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.9	6.1	mA
			speed main) mode Note 5	$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		4.1	6.3	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.9	6.1	mA
		$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		4.1	6.3	mA		
				·	Normal	Square wave input		2.5	3.7	mA
		$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		2.5	3.7	mA		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Nomal	Square wave input		2.5	3.7	mA
			$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		2.5	3.7	mA	
			LS (low-	$f_{MX} = 8 MHz^{Note 2}$	Nomal	Square wave input		1.4	2.2	mA
			speed main) mode Note 5	$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		1.4	2.2	mA
				$f_{MX} = 8 MHz^{Note 2}$	Nomal	Square wave input		1.4	2.2	mA
				$V_{DD} = 2.0 \text{ V}$	operation	Resonator connection		1.4	2.2	mA
			Subsystem	fsub = 32.768 kHz	Nomal	Square wave input		5.4	6.5	μΑ
			clock operation	T <sub>A</sub> = -40°C	operation	Resonator connection		5.5	6.6	μΑ
				fsub = 32.768 kHz	Nomal	Square wave input		5.5	6.5	μΑ
				T <sub>A</sub> = +25°C	operation	Resonator connection		5.6	6.6	μΑ
				fsub = 32.768 kHz	Nomal	Square wave input		5.6	9.4	μΑ
				TA = +50°C	operation	Resonator connection		5.7	9.5	μΑ
				fsuB = 32.768 kHz	Normal	Square wave input		5.9	12.0	μΑ
			Not	Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		6.0	12.1	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		6.6	16.3	μΑ
				Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		6.7	16.4	μΑ

(Notes and Remarks are listed on the next page.)



## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

## (Ta = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub>	HALT	HS (high-	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.62	1.89	mA
current	Note 2	mode	speed main) mode Note 7		V <sub>DD</sub> = 3.0 V		0.62	1.89	mA
			mode	fih = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.50	1.48	mA
					V <sub>DD</sub> = 3.0 V		0.50	1.48	mA
				fih = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.44	1.12	mA
					V <sub>DD</sub> = 3.0 V		0.44	1.12	mA
			LS (low-	fih = 8 MHz Note 4	V <sub>DD</sub> = 3.0 V		290	620	μΑ
			speed main) mode Note 7		V <sub>DD</sub> = 2.0 V		290	620	μΑ
			LV (low-	fih = 4 MHz Note 4	V <sub>DD</sub> = 3.0 V		460	700	μΑ
			voltage main) mode		V <sub>DD</sub> = 2.0 V		460	700	μΑ
			HS (high-	fmx = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.14	mA
			speed main) mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.34	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.14	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.48	1.34	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	0.68	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.28	0.76	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	0.68	mA
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	0.76	mA	
			LS (low-	$f_{MX} = 8 MHz^{Note 3}$	Square wave input		110	390	μΑ
			speed main) mode Note 7	V <sub>DD</sub> = 3.0 V	Resonator connection		160	450	μΑ
				$f_{MX} = 8 MHz^{Note 3}$	Square wave input		110	390	μΑ
				V <sub>DD</sub> = 2.0 V	Resonator connection		160	450	μΑ
			Subsystem	fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.31	0.66	μΑ
			clock operation	T <sub>A</sub> = -40°C	Resonator connection		0.50	0.85	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.38	0.66	μΑ
				T <sub>A</sub> = +25°C	Resonator connection		0.57	0.85	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.47	3.49	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.66	3.68	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.80	6.10	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.99	6.29	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.52	10.46	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		1.71	10.65	μΑ
	IDD3 Note 6	STOP mode <sup>Note 8</sup>	T <sub>A</sub> = -40°C				0.19	0.54	μΑ
		mode	T <sub>A</sub> = +25°C				0.26	0.54	μΑ
			T <sub>A</sub> = +50°C				0.35	3.37	μΑ
			T <sub>A</sub> = +70°C				0.68	5.98	μA
			T <sub>A</sub> = +85°C				1.40	10.34	μΑ

(Notes and Remarks are listed on the next page.)



### 2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	HS (high-	$2.7  V \le V_{DD} \le 5.5  V$	0.03125		1	μS
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		operation	LS (low-speed main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μS
			LV (low- voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μS
		Subsystem of	clock (fsuв)	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	28.5	30.5	31.3	μS
		operation						
		In the self	HS (high-	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	0.03125		1	μS
		programming mode	speed main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.125		1	μS
			LV (low- voltage main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μS
External system clock	fex	2.7 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V		1.0		20.0	MHz
frequency		2.4 V ≤ V <sub>DD</sub> <			1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> <	< 2.4 V		1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> <	< 1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock input	texh, texl	2.7 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V		24			ns
high-level width, low-level width		$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$			30			ns
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			60			ns
		1.6 V ≤ V <sub>DD</sub> «	< 1.8 V		120			ns
	texhs, texhs				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	eed 4.0 V	≤ EV <sub>DD0</sub> ≤ 5.5 V			16	MHz
output frequency		main) mode	2.7 V	≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			1.8 V	≤ EV <sub>DD0</sub> < 2.7 V			4	MHz
			1.6 V	≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LS (low-spec	ed 1.8 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V			4	MHz
		main) mode	1.6 V	≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LV (low-volta main) mode	age 1.6 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V			2	MHz
PCLBUZ0, PCLBUZ1 output	fpcL	HS (high-spe	eed 4.0 V	≤ EV <sub>DD0</sub> ≤ 5.5 V			16	MHz
frequency		main) mode	2.7 V	≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			1.8 V	≤ EV <sub>DD0</sub> < 2.7 V			4	MHz
				≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LS (low-spee		$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V			4	MHz
		main) mode	_	≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LV (low-volta main) mode		$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V $\leq$ EV <sub>DD0</sub> $<$ 1.8 V			2	MHz MHz
Interrupt input high-level width,	tinitii	INTP0		$\leq V_{DD} \leq 1.8 \text{ V}$ $\leq V_{DD} \leq 5.5 \text{ V}$	1			
low-level width	tinth, tintl	INTPU		≤ VDD ≤ 5.5 V ≤ EVDD0 ≤ 5.5 V	1			μS μS
Key interrupt input low-level	tkr	KR0 to KR7	1.8 V	≤ EV <sub>DD0</sub> ≤ 5.5 V	250			ns
width			1.6 V	≤ EV <sub>DD0</sub> < 1.8 V	1			μS
RESET low-level width	trsl		•		10			μS

(Note and Remark are listed on the next page.)



# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> KCY1	tkcy1 ≥ 2/fclk	$4.0~V \leq EV_{DD0} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq EV_{DD0} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level width	tкн1, tкL1	4.0 V ≤ EV <sub>DI</sub>	oo ≤ 5.5 V	tксү1/2 — 7		tксү1/2 – 50		tксү1/2 — 50		ns
		2.7 V ≤ EV <sub>DI</sub>	oo ≤ 5.5 V	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 — 50		ns
SIp setup time (to SCKp↑)	tsıĸı	4.0 V ≤ EV <sub>DI</sub>	00 ≤ 5.5 V	23		110		110		ns
Note 1		2.7 V ≤ EV <sub>DI</sub>	00 ≤ 5.5 V	33		110		110		ns
SIp hold time (from SCKp↑) Note 2	tksı1	2.7 V ≤ EV <sub>DI</sub>	<sub>00</sub> ≤ 5.5 V	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF No	te 4		10		10		10	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
  - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM numbers (g = 1)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		h-speed Mode	,	v-speed Mode	•	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 2	tsıkı	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$	23		110		110		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, $ $ 2.3 \ V \leq V_b \leq 2.7 \ V, $	33		110		110		ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
SIp hold time (from SCKp↓) Note 2	tksıı	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
Delay time from SCKp↑ to	tkso1	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$		10		10		10	ns
SOp output Note 2		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$		10		10		10	ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.**  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM number (g = 1)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))
  - 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$ 

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI26	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14	•	0		V <sub>DD</sub>	V
		ANI16 to ANI26		0		EV <sub>DD0</sub>	٧
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (hi	gh-speed main) mode)		VBGR Note 4		V
		Temperature sensor output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (hi	•		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

**Remark** The electrical characteristics of the products G: Industrial applications (T<sub>A</sub> = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

### 3.1 Absolute Maximum Ratings

### Absolute Maximum Ratings ( $T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	٧
	EV <sub>DD0</sub> , EV <sub>DD1</sub>	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV <sub>DD0</sub> +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	
	V <sub>I2</sub>	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	V <sub>O1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV <sub>DD0</sub> +0.3	٧
		P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	
	V <sub>02</sub>	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	٧
Analog input voltage	VAI1	ANI16 to ANI26	$-0.3$ to EV <sub>DD0</sub> +0.3 and $-0.3$ to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$	V
	V <sub>Al2</sub>	ANI0 to ANI14	$-0.3$ to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$ : + side reference voltage of the A/D converter.
  - 3. Vss : Reference voltage



 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (3/5)$ 

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV <sub>DD0</sub>		EV <sub>DD0</sub>	V
	V <sub>IH2</sub>	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EV <sub>DD0</sub>	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	2.0		EV <sub>DD0</sub>	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	1.5		EV <sub>DD0</sub>	V
	V <sub>IH3</sub>	P20 to P27, P150 to P156		0.7V <sub>DD</sub>		$V_{DD}$	٧
	V <sub>IH4</sub>	P60 to P63	0.7EV <sub>DD0</sub>		6.0	٧	
	V <sub>IH5</sub>	P121 to P124, P137, EXCLK, EXCL	0.8V <sub>DD</sub>		$V_{DD}$	٧	
Input voltage, low	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EVDDO	V
	V <sub>IL2</sub>	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3V <sub>DD</sub>	V
	V <sub>IL4</sub>	P60 to P63		0		0.3EV <sub>DD0</sub>	٧
	V <sub>IL5</sub>	P121 to P124, P137, EXCLK, EXCLK	KS, RESET	0		0.2V <sub>DD</sub>	V

Caution The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (5/5)$ 

Items	Symbol	Condition	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDDO				1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	$V_I = V_{DD}$				1	μΑ
	Ішнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	lut1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vi = EVsso	Vı = EVsso			<b>-1</b>	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μΑ
	ILIL3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up resistance	Rυ	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	V <sub>I</sub> = EVsso	, In input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

#### (3) Peripheral Functions (Common to all products)

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	FIL Note 1				0.20		μΑ
RTC operating current	RTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operating current	IIT Notes 1, 2, 4				0.02		μА
Watchdog timer operating current	WDT Notes 1, 2, 5	f∟ = 15 kHz			0.22		μΑ
A/D converter	ADC Notes 1, 6	When conversion	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
operating current	Notes 1, 6	at maximum speed	Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μА
Temperature sensor operating current	ITMPS Note 1				75.0		μA
LVD operating current	LVD Notes 1, 7				0.08		μА
Self programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	Isnoz	ADC operation	The mode is performed Note 10		0.50	1.10	mA
operating current	Note 1		The A/D conversion operations are performed, Loe voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	mA
		CSI/UART operation	on		0.70	1.54	mA

### Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.



### 3.4 AC Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum	Тсч	Main system clock (fmain) operation	HS (high-speed main) mode	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.03125		1	μS
instruction execution time)				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem clock (fsub) $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{DD}$		28.5	30.5	31.3	μS	
		In the self programming mode	(3	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
External system clock frequency	fex	$2.7~V \leq V_{DD} \leq 5.5~V$		1.0		20.0	MHz	
		$2.4~V \leq V_{DD} < 2.7~V$		1.0		16.0	MHz	
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7~V \leq V_{DD} \leq 5.5~V$		24			ns	
level width, low-level width		$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$			30			ns
	texhs, texhs				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	<b>f</b> то	HS (high-spe	eed 4.0 V	≤ EV <sub>DD0</sub> ≤ 5.5 V			16	MHz
output frequency		main) mode	2.7 V	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			2.4 V	$2.4~V \leq EV_{DD0} < 2.7~V$			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	eed 4.0 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V			16	MHz
frequency			2.7 V	≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width	tintl	INTP1 to INT	TP11 2.4 V	$2.4~V \leq EV_{DD0} \leq 5.5~V$				μS
Key interrupt input low-level width	<b>t</b> KR	KR0 to KR7	KR0 to KR7 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		250			ns
RESET low-level width	trsl				10			μS

**Note** The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $2.4V \le EV_{DD0} < 2.7 \text{ V}$ : MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed ma	in) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	†ксу2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	16/fмск		ns
		V	fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	16 MHz < fмск	16/fмск		ns
		V	fмck ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		16/fмск		ns
				12/fмcк and 1000		ns
SCKp high-/low-level	<b>t</b> кн2,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ M}$	V	tkcy2/2 – 14		ns
width	tĸL2	$2.7~V \leq EV_{DD0} \leq 5.5$	V	tkcy2/2 – 16		ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5	V	tkcy2/2 - 36		ns
SIp setup time	tsık2	$2.7~V \leq EV_{DD0} \leq 5.5~V$		1/fмск+40		ns
(to SCKp↑) Note 1		$2.4~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+60		ns
SIp hold time (from SCKp↑) Note 2	tksi2	$2.4~V \leq EV_{DD0} \leq 5.5~V$		1/fмск+62		ns
Delay time from SCKp↓ to SOp output	tkso2	C = 30 pF Note 4	$2.7~V \leq EV_{DD0} \leq 5.5$ $V$		2/fмск+66	ns
Note 3			$2.4~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+113	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
  - 2. fmck: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00 to 03, 10 to 13))

#### CSI mode connection diagram (during communication at same potential)





## RL78/G13 Data Sheet

			Description
Rev.	Date	Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00 Oct 12, 2012		7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings (T <sub>A</sub> = 25°C)
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing

		Description					
Rev.	Date	Page	Summary				
3.00	Aug 02, 2013	118	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics				
		118	Modification of table and note in 2.6.3 POR circuit characteristics				
		119	Modification of table in 2.6.4 LVD circuit characteristics				
		120	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode				
		120	Renamed to 2.6.5 Power supply voltage rising slope characteristics				
		122	Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes				
		123	Modification of caution 1 and description				
		124	Modification of table and remark 3 in Absolute Maximum Ratings (T <sub>A</sub> = 25°C)				
		126	Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics				
		126	Modification of table in 3.2.2 On-chip oscillator characteristics				
		127	Modification of note 3 in 3.3.1 Pin characteristics (1/5)				
		128	Modification of note 3 in 3.3.1 Pin characteristics (2/5)				
		133	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)				
		135	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2)				
		137	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2)				
		139	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)				
		140	Modification of (3) Peripheral Functions (Common to all products)				
		142	Modification of table in 3.4 AC Characteristics				
		143	Addition of Minimum Instruction Execution Time during Main System Clock Operation				
		143	Modification of figure of AC Timing Test Points				
		143	Modification of figure of External System Clock Timing				
		145	Modification of figure of AC Timing Test Points				
		145	Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)				
		146	Modification of description in (2) During communication at same potential (CSI mode)				
		147	Modification of description in (3) During communication at same potential (CSI mode)				
		149	Modification of table, note 1, and caution in (4) During communication at same potential (simplified I <sup>2</sup> C mode)				
		151	Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)				
		152 to 154	Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)				
		155	Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)				
		156	Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)				
		157, 158	Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)				
		160, 161	Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)				