



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LFQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mgdfb-50

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G13					
			20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128 KB	8 KB	12 KB	—	—	—	R5F100AG	R5F100BG	R5F100CG
	—		—	—	—	R5F101AG	R5F101BG	R5F101CG
96 KB	8 KB	8 KB	—	—	—	R5F100AF	R5F100BF	R5F100CF
	—		—	—	—	R5F101AF	R5F101BF	R5F101CF
64 KB	4 KB	4 KB Note	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
	—		R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48 KB	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
	—		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32 KB	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
	—		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
	—		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

Flash ROM	Data flash	RAM	RL78/G13							
			40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512 KB	8 KB	32 KB Note	—	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
	—		—	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384 KB	8 KB	24 KB	—	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
	—		—	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256 KB	8 KB	20 KB Note	—	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
	—		—	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192 KB	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
	—		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128 KB	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	—
	—		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	—
96 KB	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	—
	—		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	—
64 KB	4 KB	4 KB Note	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	—	—	—
	—		R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	—	—	—
48 KB	4 KB	3 KB Note	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	—	—	—
	—		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	—	—	—
32 KB	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	—	—	—
	—		R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	—	—	—
16 KB	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	—	—	—	—	—
	—		R5F101EA	R5F101FA	R5F101GA	—	—	—	—	—

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

Table 1-1. List of Ordering Part Numbers


(11/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	Mounted	A	R5F100PFAFB#V0, R5F100PGAFB#V0, R5F100PHAFB#V0, R5F100PJAFB#V0, R5F100PKAFB#V0, R5F100PLAFB#V0 R5F100PFAFB#X0, R5F100PGAFB#X0, R5F100PHAFB#X0, R5F100PJAFB#X0, R5F100PKAFB#X0, R5F100PLAFB#X0 R5F100PFDFB#V0, R5F100PGDFB#V0, R5F100PHDFB#V0, R5F100PJDFB#V0, R5F100PKDFB#V0, R5F100PLDFB#V0 R5F100PFDFB#X0, R5F100PGDFB#X0, R5F100PHDFB#X0, R5F100PJDFB#X0, R5F100PKDFB#X0, R5F100PLDFB#X0 R5F100PFGFB#V0, R5F100PGGFB#V0, R5F100PHGFB#V0, R5F100PJGFB#V0 R5F100PFGFB#X0, R5F100PGGFB#X0, R5F100PHGFB#X0, R5F100PJGFB#X0
			D	R5F100PFAFB#V0, R5F100PGAFB#V0, R5F100PHAFB#V0, R5F100PJAFB#V0, R5F100PKAFB#V0, R5F100PLAFB#V0 R5F100PFAFB#X0, R5F100PGAFB#X0, R5F100PHAFB#X0, R5F100PJAFB#X0, R5F100PKAFB#X0, R5F100PLAFB#X0 R5F100PFDFB#V0, R5F100PGDFB#V0, R5F100PHDFB#V0, R5F100PJDFB#V0, R5F100PKDFB#V0, R5F100PLDFB#V0 R5F100PFDFB#X0, R5F100PGDFB#X0, R5F100PHDFB#X0, R5F100PJDFB#X0, R5F100PKDFB#X0, R5F100PLDFB#X0
			G	R5F101PFAFB#V0, R5F101PGAFB#V0, R5F101PHAFB#V0, R5F101PJAFB#V0, R5F101PKAFB#V0, R5F101PLAFB#V0 R5F101PFAFB#X0, R5F101PGAFB#X0, R5F101PHAFB#X0, R5F101PJAFB#X0, R5F101PKAFB#X0, R5F101PLAFB#X0 R5F101PFDFB#V0, R5F101PGDFB#V0, R5F101PHDFB#V0, R5F101PJDFB#V0, R5F101PKDFB#V0, R5F101PLDFB#V0 R5F101PFDFB#X0, R5F101PGDFB#X0, R5F101PHDFB#X0, R5F101PJDFB#X0, R5F101PKDFB#X0, R5F101PLDFB#X0
		Not mounted	A	R5F101PFAFB#V0, R5F101PGAFB#V0, R5F101PHAFB#V0, R5F101PJAFB#V0, R5F101PKAFB#V0, R5F101PLAFB#V0 R5F101PFAFB#X0, R5F101PGAFB#X0, R5F101PHAFB#X0, R5F101PJAFB#X0, R5F101PKAFB#X0, R5F101PLAFB#X0 R5F101PFDFB#V0, R5F101PGDFB#V0, R5F101PHDFB#V0, R5F101PJDFB#V0, R5F101PKDFB#V0, R5F101PLDFB#V0 R5F101PFDFB#X0, R5F101PGDFB#X0, R5F101PHDFB#X0, R5F101PJDFB#X0, R5F101PKDFB#X0, R5F101PLDFB#X0
	100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)	Mounted	A	R5F100PFAFA#V0, R5F100PGAFA#V0, R5F100PHAFA#V0, R5F100PJAFKA#V0, R5F100PKAFKA#V0, R5F100PLAFA#V0 R5F100PFAFA#X0, R5F100PGAFA#X0, R5F100PHAFA#X0, R5F100PJAFKA#X0, R5F100PKAFKA#X0, R5F100PLAFA#X0 R5F100PF DFA#V0, R5F100PGDFA#V0, R5F100PHDFA#V0, R5F100PJ DFA#V0, R5F100PK DFA#V0, R5F100PL DFA#V0 R5F100PF DFA#X0, R5F100PGDFA#X0, R5F100PHDFA#X0, R5F100PJ DFA#X0, R5F100PK DFA#X0, R5F100PL DFA#X0 R5F100PFGFA#V0, R5F100PGGFA#V0, R5F100PHGFA#V0, R5F100PJGFA#V0 R5F100PFGFA#X0, R5F100PGGFA#X0, R5F100PHGFA#X0, R5F100PJGFA#X0
			D	R5F100PFAFA#V0, R5F100PGAFA#V0, R5F100PHAFA#V0, R5F100PJAFKA#V0, R5F100PKAFKA#V0, R5F100PLAFA#V0 R5F100PFAFA#X0, R5F100PGAFA#X0, R5F100PHAFA#X0, R5F100PJAFKA#X0, R5F100PKAFKA#X0, R5F100PLAFA#X0 R5F100PF DFA#V0, R5F100PGDFA#V0, R5F100PHDFA#V0, R5F100PJ DFA#V0, R5F100PK DFA#V0, R5F100PL DFA#V0 R5F100PF DFA#X0, R5F100PGDFA#X0, R5F100PHDFA#X0, R5F100PJ DFA#X0, R5F100PK DFA#X0, R5F100PL DFA#X0
			G	R5F100PFAFA#V0, R5F100PGAFA#V0, R5F100PHAFA#V0, R5F100PJAFKA#V0, R5F100PKAFKA#V0, R5F100PLAFA#V0 R5F100PFAFA#X0, R5F100PGAFA#X0, R5F100PHAFA#X0, R5F100PJAFKA#X0, R5F100PKAFKA#X0, R5F100PLAFA#X0 R5F100PF DFA#V0, R5F100PGDFA#V0, R5F100PHDFA#V0, R5F100PJ DFA#V0, R5F100PK DFA#V0, R5F100PL DFA#V0 R5F100PF DFA#X0, R5F100PGDFA#X0, R5F100PHDFA#X0, R5F100PJ DFA#X0, R5F100PK DFA#X0, R5F100PL DFA#X0
		Not mounted	A	R5F101PFAFA#V0, R5F101PGAFA#V0, R5F101PHAFA#V0, R5F101PJAFKA#V0, R5F101PKAFKA#V0, R5F101PLAFA#V0 R5F101PFAFA#X0, R5F101PGAFA#X0, R5F101PHAFA#X0, R5F101PJAFKA#X0, R5F101PKAFKA#X0, R5F101PLAFA#X0 R5F101PF DFA#V0, R5F101PGDFA#V0, R5F101PHDFA#V0, R5F101PJ DFA#V0, R5F101PK DFA#V0, R5F101PL DFA#V0 R5F101PF DFA#X0, R5F101PGDFA#X0, R5F101PHDFA#X0, R5F101PJ DFA#X0, R5F101PK DFA#X0, R5F101PL DFA#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 48-pin plastic HWQFN (7×7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V_{SS}.

1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)




Cautions 1. Make EV_{SS0} pin the same potential as V_{ss} pin.

2. Make V_{DD} pin the potential that is higher than EV_{VDD0} pin.
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{VDD0} pins and connect the V_{ss} and EV_{SS0} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.2 24-pin products



($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			20.0 ^{Note 2}	mA
		Per pin for P60 to P63			15.0 ^{Note 2}	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%$ ^{Note 3})	4.0 V \leq EV _{DD0} \leq 5.5 V		70.0	mA
			2.7 V \leq EV _{DD0} $<$ 4.0 V		15.0	mA
			1.8 V \leq EV _{DD0} $<$ 2.7 V		9.0	mA
			1.6 V \leq EV _{DD0} $<$ 1.8 V		4.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3})	4.0 V \leq EV _{DD0} \leq 5.5 V		80.0	mA
			2.7 V \leq EV _{DD0} $<$ 4.0 V		35.0	mA
			1.8 V \leq EV _{DD0} $<$ 2.7 V		20.0	mA
			1.6 V \leq EV _{DD0} $<$ 1.8 V		10.0	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})			150.0	mA
	I _{OL2}	Per pin for P20 to P27, P150 to P156			0.4 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%$ ^{Note 3})	1.6 V \leq V _{DD} \leq 5.5 V		5.0	mA

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV_{SS0}, EV_{SS1} and V_{SS} pin.
 - However, do not exceed the total current value.
 - Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I_{OL} = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{DD0}$		1	μA
	I_{LIH2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{DD}$		1	μA
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{DD}$	In input port or external clock input	1	μA
						10	μA
Input leakage current, low	I_{LIL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$		-1	μA
	I_{LIL2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{SS}$		-1	μA
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{SS}$	In input port or external clock input	-1	μA
						-10	μA
On-chip pll-up resistance	R_u	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$, In input port		10	20
						100	$\text{k}\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{ss} = EV_{ss0} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1}	I_{DD1}	Operating mode HS (high-speed main) mode ^{Note 5}	$f_{IH} = 32 \text{ MHz}$ ^{Note 3}	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.1		mA
					$V_{DD} = 3.0 \text{ V}$		2.1		mA
			$f_{IH} = 24 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.6	7.0	mA
					$V_{DD} = 3.0 \text{ V}$		4.6	7.0	mA
			$f_{IH} = 16 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 5.0 \text{ V}$		2.7	4.0	mA
					$V_{DD} = 3.0 \text{ V}$		2.7	4.0	mA
		LS (low-speed main) mode ^{Note 5}	$f_{IH} = 8 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.2	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.2	1.8	mA
		LV (low-voltage main) mode ^{Note 5}	$f_{IH} = 4 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.2	1.7	mA
					$V_{DD} = 2.0 \text{ V}$		1.2	1.7	mA
		HS (high-speed main) mode ^{Note 5}	$f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.0	4.6	mA
					Resonator connection		3.2	4.8	mA
			$f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.0	4.6	mA
					Resonator connection		3.2	4.8	mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		1.9	2.7	mA
					Resonator connection		1.9	2.7	mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	2.7	mA
					Resonator connection		1.9	2.7	mA
		LS (low-speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	mA
					Resonator connection		1.1	1.7	mA
			$f_{MX} = 8 \text{ MHz}$ ^{Note 2} , $V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	mA
					Resonator connection		1.1	1.7	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.1	4.9	μA
					Resonator connection		4.2	5.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.1	4.9	μA
					Resonator connection		4.2	5.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		4.2	5.5	μA
					Resonator connection		4.3	5.6	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		4.3	6.3	μA
					Resonator connection		4.4	6.4	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		4.6	7.7	μA
					Resonator connection		4.7	7.8	μA

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $AMPHS1 = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

Note The following conditions are required for low voltage interface when $\text{EV}_{\text{DD}0} < \text{V}_{\text{DD}}$

$1.8 \text{ V} \leq \text{EV}_{\text{DD}0} < 2.7 \text{ V}$: MIN. 125 ns


$1.6 \text{ V} \leq \text{EV}_{\text{DD}0} < 1.8 \text{ V}$: MIN. 250 ns







Remark f_{MCK} : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation



AC Timing Test Points**External System Clock Timing****TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t_{KCY1}	$t_{KCY1} \geq 2/f_{CLK}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	62.5		250		500		ns
			$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	83.3		250		500		ns
SCKp high-/low-level width	t_{KH1}, t_{KL1}	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 7$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp \uparrow) <small>Note 1</small>	t_{SIK1}	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		23		110		110		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		33		110		110		ns
Slp hold time (from SCKp \uparrow) <small>Note 2</small>	t_{KSI1}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		10		10		10		ns
Delay time from SCKp \downarrow to SOp output <small>Note 3</small>	t_{KS01}	$C = 20 \text{ pF}$ <small>Note 4</small>			10		10		10	ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp \downarrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp \downarrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp \uparrow ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. This value is valid only when CSI00’s peripheral I/O redirect function is not used.

- p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM numbers (g = 1)
3. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	t _{KCY1}	$t_{KCY1} \geq 4/f_{CLK}$	2.7 V $\leq EV_{DD0} \leq 5.5$ V	125		500		1000		ns
			2.4 V $\leq EV_{DD0} \leq 5.5$ V	250		500		1000		ns
			1.8 V $\leq EV_{DD0} \leq 5.5$ V	500		500		1000		ns
			1.7 V $\leq EV_{DD0} \leq 5.5$ V	1000		1000		1000		ns
			1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		1000		1000		ns
SCKp high-/low-level width	t _{Kh1} , t _{kl1}	4.0 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 12		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 18		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 38		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		t _{KCY1} /2 – 50		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		t _{KCY1} /2 – 100		t _{KCY1} /2 – 100		ns	
Slp setup time (to SCKp↑) <small>Note 1</small>	t _{SIK1}	4.0 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	75		110		110		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	110		110		110		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	220		220		220		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		220		220		ns	
Slp hold time (from SCKp↑) <small>Note 2</small>	t _{ksi1}	1.7 V $\leq EV_{DD0} \leq 5.5$ V	19		19		19		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		19		19		ns	
Delay time from SCKp↓ to SOp output <small>Note 3</small>	t _{ks01}	1.7 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF ^{Note 4}		25		25		25	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF ^{Note 4}		—		25		25	ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(2) I²C fast mode $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		100		100		100		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		100		100		100		μs
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0	0.9	0	0.9	0	0.9	μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

<R> 2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.





Fast mode: C_b = 320 pF, R_b = 1.1 k Ω


- (3) When reference voltage (+) = V_{DD} ($\text{ADREFP1} = 0$, $\text{ADREFP0} = 0$), reference voltage (-) = V_{SS} ($\text{ADREFM} = 0$), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$, Reference voltage (+) = V_{DD} , Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$		1.2	± 7.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3		1.2	± 10.5	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI26	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	57		95	μs
Conversion time	t _{CONV}	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.375		39	μs
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.5625		39	μs
			2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{zs}	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 0.60	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 0.85	%FSR
Full-scale error ^{Notes 1, 2}	E _{fs}	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 0.60	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 4.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 6.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			± 2.0	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			± 2.5	LSB
Analog input voltage	V _{AIN}	ANI0 to ANI14		0		V_{DD}	V
		ANI16 to ANI26		0		EV_{DD0}	V
		Internal reference voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode)		V_{BGR} ^{Note 4}			V
		Temperature sensor output voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode)		V_{TMPS25} ^{Note 4}			V

- Notes**
- Excludes quantization error ($\pm 1/2$ LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - When the conversion time is set to 57 μs (min.) and 95 μs (max.).
 - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

TI/TO Timing**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number , n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number ($mn = 00$))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ		400 ^{Note 1}	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ		400 ^{Note 1}	kHz
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ		100 ^{Note 1}	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ		100 ^{Note 1}	kHz
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ		100 ^{Note 1}	kHz
Hold time when SCL _r = "L"	t _{LOW}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	4600		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	4600		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	4650		ns
Hold time when SCL _r = "H"	t _{HIGH}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	620		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	500		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	2700		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	2400		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

4.11 64-pin Products

R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA,
 R5F100LKAFA, R5F100LLAFA
 R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA,
 R5F101LKAFA, R5F101LLAFA
 R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LF DFA, R5F100LG DFA, R5F100LHDFA, R5F100LJDFA,
 R5F100LK DFA, R5F100LL DFA
 R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LF DFA, R5F101LG DFA, R5F101LHDFA, R5F101LJDFA,
 R5F101LK DFA, R5F101LL DFA
 R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA,
 R5F100LJGFA


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51



4.12 80-pin Products

R5F100MFAFA, R5F100MGAFA, R5F100MHAFA, R5F100MJAFA, R5F100MKAFA, R5F100MLAFA
 R5F101MFAFA, R5F101MGAFA, R5F101MHAFA, R5F101MJAFA, R5F101MKAFA, R5F101MLAFA
 R5F100MFDFA, R5F100MGDFA, R5F100MHDFA, R5F100MJ DFA, R5F100MK DFA, R5F100ML DFA
 R5F101MFDFA, R5F101MGDFA, R5F101MHDFA, R5F101MJ DFA, R5F101MK DFA, R5F101ML DFA
 R5F100MFGFA, R5F100MGGFA, R5F100MHGFA, R5F100MJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	13.80	14.00	14.20
E	13.80	14.00	14.20
HD	17.00	17.20	17.40
HE	17.00	17.20	17.40
A	—	—	1.70
A1	0.05	0.125	0.20
A2	1.35	1.40	1.45
A3	—	0.25	—
bp	0.26	0.32	0.38
c	0.10	0.145	0.20
L	—	0.80	—
Lp	0.736	0.886	1.036
L1	1.40	1.60	1.80
θ	0°	3°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
ZD	—	0.825	—
ZE	—	0.825	—

© 2012 Renesas Electronics Corporation. All rights reserved.