

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100mggfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.3.14 128-pin products

• 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDDD, EVDDD pins (EVDDD = EVDDD).
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub>, EV<sub>DD0</sub> and EV<sub>DD1</sub> pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

#### 1.4 Pin Identification


ANI0 to ANI14, REGC: Regulator capacitance RESET: ANI16 to ANI26: Reset Analog input AVREFM: A/D converter reference RTC1HZ: Real-time clock correction clock potential (- side) input (1 Hz) output AVREFP: A/D converter reference RxD0 to RxD3: Receive data potential (+ side) input SCK00, SCK01, SCK10, EVDD0, EVDD1: Power supply for port SCK11, SCK20, SCK21, EVsso, EVss1: Ground for port SCLA0, SCLA1: Serial clock input/output EXCLK: External clock input (Main SCLA0, SCLA1, SCL00, SCL01, SCL10, SCL11, system clock) **EXCLKS**: External clock input SCL20, SCL21, SCL30, (Subsystem clock) SCL31: Serial clock output INTP0 to INTP11: Interrupt request from SDAA0, SDAA1, SDA00, peripheral SDA01, SDA10, SDA11, KR0 to KR7: Key return SDA20,SDA21, SDA30, P00 to P07: Port 0 SDA31: Serial data input/output P10 to P17: Port 1 SI00, SI01, SI10, SI11, P20 to P27: Port 2 SI20, SI21, SI30, SI31: Serial data input P30 to P37: Port 3 SO00, SO01, SO10, P40 to P47: Port 4 SO11, SO20, SO21, P50 to P57: Port 5 SO30, SO31: Serial data output P60 to P67: Port 6 TI00 to TI07, P70 to P77: Port 7 TI10 to TI17: Timer input P80 to P87: Port 8 TO00 to TO07. P90 to P97: Port 9 TO10 to TO17: Timer output P100 to P106: Port 10 TOOL0: Data input/output for tool P110 to P117: Port 11 TOOLRxD, TOOLTxD: Data input/output for external device P120 to P127: Port 12 TxD0 to TxD3: Transmit data P130, P137: Port 13 V<sub>DD</sub>: Power supply P140 to P147: Port 14 Vss: Ground P150 to P156: Port 15 X1, X2: Crystal oscillator (main system clock) PCLBUZ0, PCLBUZ1: Programmable clock XT1, XT2: Crystal oscillator (subsystem clock) output/buzzer output

## 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[80-pin, 100-pin, 128-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

	Itam	90	nin	100	nin	100	(1/2)		
	Item	80- R5F100Mx	R5F101Mx	R5F100Px	-pin R5F101Px	R5F100Sx	-pin R5F101Sx		
Code flash me	emory (KB)		512		o 512		to 512		
Data flash me	- , ,	8	=	8	=	8	=		
RAM (KB)		8 to 3	2 Note 1	8 to 3	2 Note 1	16 to 3	32 Note 1		
Address spac	е	1 MB		1					
Main system clock	High-speed system clock	HS (High-speed HS (High-speed LS (Low-speed	I main) mode: 1 I main) mode: 1 main) mode: 1	external main sys to 20 MHz (V <sub>DD</sub> = to 16 MHz (V <sub>DD</sub> = to 8 MHz (V <sub>DD</sub> = to 4 MHz (V <sub>DD</sub> =	= 2.7 to 5.5 V), = 2.4 to 5.5 V), 1.8 to 5.5 V),	(EXCLK)			
	High-speed on-chip oscillator	HS (High-speed LS (Low-speed	HS (High-speed main) mode: 1 to 32 MHz ( $V_{DD}$ = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD}$ = 2.4 to 5.5 V), HS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD}$ = 1.8 to 5.5 V), HV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD}$ = 1.6 to 5.5 V)						
Subsystem cl	ock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz							
Low-speed or	n-chip oscillator	15 kHz (TYP.)							
General-purpo	eral-purpose register (8-bit register $\times$ 8) $\times$ 4 banks								
Minimum insti	ruction execution time	0.03125 $\mu$ s (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)							
		0.05 <i>μ</i> s (High-s <sub>l</sub>	peed system clo	ck: f <sub>M</sub> x = 20 MHz	operation)				
		30.5 <i>μ</i> s (Subsys	stem clock: fsub =	= 32.768 kHz ope	ration)				
Instruction se	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>							
I/O port	Total	7	'4	9	92	1	20		
	CMOS I/O	(N-ch O.D. I/O	64 [EV <sub>DD</sub> withstand e]: 21)	(N-ch O.D. I/O	32 [EV <sub>DD</sub> withstand je]: 24)	(N-ch O.D. I/O	10 [EV <sub>DD</sub> withstand [e]: 25)		
	CMOS input	!	5		5		5		
	CMOS output		1		1		1		
	N-ch O.D. I/O (withstand voltage: 6 V)	,	4		4		4		
Timer	16-bit timer	12 cha	nnels	12 cha	annels	16 cha	annels		
	Watchdog timer	1 cha	nnel	1 cha	annel	1 cha	annel		
	Real-time clock (RTC)	1 cha	nnel	1 cha	annel	1 cha	annel		
	12-bit interval timer (IT)	1 cha	innel	1 cha	annel	1 cha	annel		
	Timer output	12 channels (PWM outputs:							
	RTC output	1 channel • 1 Hz (subsyst	em clock: fsub =	32.768 kHz)					

**Notes 1.** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

#### (4) Peripheral Functions (Common to all products)

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL <sup>Note 1</sup>				0.20		μΑ
RTC operating current	RTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operating current	IIT Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	IWDT Notes 1, 2, 5	fıL = 15 kHz			0.22		μА
A/D converter	IADC Notes 1, 6	When	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μА
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
LVD operating current	LVI Notes 1, 7				0.08		μΑ
Self- programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{\text{REFP}} = V_{\text{DD}} = 3.0 \text{ V}$		1.20	1.44	mA
		CSI/UART opera	tion		0.70	0.84	mA

#### **Notes 1.** Current flowing to VDD.


- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.




- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
  - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 3. fclk: CPU/peripheral hardware clock frequency
  - **4.** Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



## **UART** mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13))

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	, 0	h-speed Mode	`	/-speed Mode	,	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıĸı	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	44		110		110		ns
		$C_b = 30$ pF, $R_b = 1.4$ k $\Omega$							
			44		110		110		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $	110		110		110		ns
		$C_b = 30$ pF, $R_b = 5.5$ k $\Omega$							
SIp hold time (from SCKp↓) Note 1	<b>t</b> KSI1	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $	19		19		19		ns
		$C_b = 30$ pF, $R_b = 5.5$ k $\Omega$							
Delay time from SCKp↑ to	tkso1	$ \begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $		25		25		25	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ \begin{array}{c} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \end{array} $		25		25		25	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		25		25		25	ns
		$C_b = 30$ pF, $R_b = 5.5$ k $\Omega$							

Notes

- 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 2. Use it with  $EV_{DD0} \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$  (2/2)

Parameter	Symbol	Conditions	speed	high-   main) ode			,	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tкн2, tкL2	$\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V \end{aligned}$	tксу2/2 - 12		tkcy2/2 - 50		txcy2/2 - 50		ns
		$\begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V} \end{aligned}$	tkcy2/2 - 18		tксү2/2 - 50		tkcy2/2 - 50		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{aligned}$	tkcy2/2 - 50		tксү2/2 - 50		tkcy2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V \end{aligned}$	1/fмск + 20		1/fмск + 30		1/fмcк + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмcк + 30		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{aligned}$	1/fмск + 30		1/fмск + 30		1/fмcк + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output Note 5	tkso2	$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0$ $V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
		$2.7 \; V \leq EV_{DD0} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7$ $V,$ $C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. Use it with  $EV_{DD0} \ge V_b$ .
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

<R>

#### (3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol	Cor	Conditions		h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fcLk≥ 10 MHz	$2.7~V \le EV_{DD0} \le 5.5~V$	0	1000	_	-	_	-	kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0.26		_	_	_	_	μS
Hold time <sup>Note 1</sup>	thd:STA	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	5 V	0.26		_	-	_	_	μS
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0.5		_	-	_	-	μS
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0.26		_	-	_	-	μS
Data setup time (reception)	tsu:dat	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	50		_	-	_	_	μS
Data hold time (transmission) <sup>Note 2</sup>	thd:dat	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0	0.45	_	-	_	_	μS
Setup time of stop condition	tsu:sto	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0.26			_	_	_	μs
Bus-free time	tbuf	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	5 V	0.5		_	_	_	_	μS

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

#### **IICA** serial transfer timing



**Remark** n = 0, 1

## 3.3.2 Supply current characteristics

# (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to +105°C, 2.4 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply current	I <sub>DD1</sub>	Operating mode	HS (high- speed main)	fih = 32 MHz <sup>Note 3</sup>	Basic operatio	V <sub>DD</sub> = 5.0 V		2.1		mA	
Note 1		mode	mode Note 5		n	V <sub>DD</sub> = 3.0 V		2.1		mA	
					Normal	V <sub>DD</sub> = 5.0 V		4.6	7.5	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		4.6	7.5	mA	
				fin = 24 MHz Note 3	Normal	V <sub>DD</sub> = 5.0 V		3.7	5.8	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		3.7	5.8	mA	
				fih = 16 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		2.7	4.2	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		2.7	4.2	mA	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.9	mA	
			speed main) mode Note 5	$V_{DD} = 5.0 \text{ V}$	operatio n	Resonator connection		3.2	5.0	mA	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.9	mA	
			$V_{DD} = 3.0 \text{ V}$	operatio n	Resonator connection		3.2	5.0	mA		
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.9	2.9	mA	
					$V_{DD} = 5.0 \text{ V}$	operatio n	Resonator connection		1.9	2.9	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.9	mA	
				$V_{DD} = 3.0 \text{ V}$	operatio n	Resonator connection		1.9	2.9	mA	
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ	
			clock operation	Note 4 $T_A = -40^{\circ}C$	operatio n	Resonator connection		4.2	5.0	μΑ	
				fsub = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ	
				T <sub>A</sub> = +25°C	operatio n	Resonator connection		4.2	5.0	μΑ	
				fsuв = 32.768 kHz	Normal	Square wave input		4.2	5.5	μΑ	
				Note 4 $T_A = +50^{\circ}C$	operatio n	Resonator connection		4.3	5.6	μΑ	
				fsuв = 32.768 kHz	Normal	Square wave input		4.3	6.3	μΑ	
				Note 4 $T_A = +70^{\circ}C$	operatio n	Resonator connection		4.4	6.4	μА	
				fsuB = 32.768 kHz	Normal	Square wave input		4.6	7.7	μΑ	
	Note	Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		4.7	7.8	μА			
				fsus = 32.768 kHz	Normal	Square wave input		6.9	19.7	μΑ	
				Note 4 $T_A = +105^{\circ}C$	operation	Resonator connection		7.0	19.8	μΑ	

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 32 MHz  $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 16 MHz


- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/2)


Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	I <sub>DD1</sub>	Operating	HS (high-	fin = 32 MHz Note 3	Basic	V <sub>DD</sub> = 5.0 V		2.3		mA	
Current Note 1		mode	speed main) mode Note 5		operatio n	V <sub>DD</sub> = 3.0 V		2.3		mA	
					Normal	V <sub>DD</sub> = 5.0 V		5.2	9.2	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		5.2	9.2	mA	
				fih = 24 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		4.1	7.0	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		4.1	7.0	mA	
				fin = 16 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		3.0	5.0	mA	
					operatio n	V <sub>DD</sub> = 3.0 V		3.0	5.0	mA	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.4	5.9	mA	
			speed main) mode Note 5	V <sub>DD</sub> = 5.0 V	operatio n	Resonator connection		3.6	6.0	mA	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.4	5.9	mA	
					r	operatio n	Resonator connection		3.6	6.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.1	3.5	mA	
			V <sub>DD</sub> = 5.0 V	,	V <sub>DD</sub> = 5.0 V	operatio n	Resonator connection		2.1	3.5	mA
				Normal	Square wave input		2.1	3.5	mA		
				V <sub>DD</sub> = 3.0 V	operatio n	Resonator connection		2.1	3.5	mA	
			Subsystem	fsub = 32.768 kHz	Normal	Square wave input		4.8	5.9	μΑ	
			clock operation	(	operatio n	Resonator connection		4.9	6.0	μΑ	
				fsub = 32.768 kHz	Normal	Square wave input		4.9	5.9	μΑ	
				T <sub>A</sub> = +25°C	operatio n	Resonator connection		5.0	6.0	μΑ	
				fsub = 32.768 kHz	Normal	Square wave input		5.0	7.6	μΑ	
				T <sub>A</sub> = +50°C	operatio n	Resonator connection		5.1	7.7	μΑ	
				fsub = 32.768 kHz	Normal	Square wave input		5.2	9.3	μΑ	
				Note 4  TA = +70°C	operatio n	Resonator connection		5.3	9.4	μА	
				fsub = 32.768 kHz N	Normal	Square wave input		5.7	13.3	μΑ	
				Note 4 $T_A = +85^{\circ}C$	operatio n	Resonator connection		5.8	13.4	μΑ	
				fsuв = 32.768 kHz	Normal	Square wave input		10.0	46.0	μΑ	
				Note 4  TA = +105°C	operatio n	Resonator connection		10.0	46.0	μΑ	

(Notes and Remarks are listed on the next page.)


## Minimum Instruction Execution Time during Main System Clock Operation



## **AC Timing Test Points**



## **External System Clock Timing**



## 3.6 Analog Characteristics

## 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage						
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = V <sub>BGR</sub>					
Input channel	Reference voltage (–) = AVREFM	Reference voltage (-) = Vss	Reference voltage (–) = AVREFM					
ANI0 to ANI14	Refer to <b>3.6.1 (1)</b> .	Refer to <b>3.6.1 (3)</b> .	Refer to <b>3.6.1 (4)</b> .					
ANI16 to ANI26	Refer to <b>3.6.1 (2)</b> .							
Internal reference voltage	Refer to <b>3.6.1 (1)</b> .		-					
Temperature sensor output								
voltage								

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI2 to ANI14	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution AVREFP = VDD Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AVREFP = VDD Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±1.5	LSB
Analog input voltage	Vain	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
		Temperature sensor output volume (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high		VTMPS25 Note	4	V	


(Notes are listed on the next page.)




## 4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023






©2012 Renesas Electronics Corporation. All rights reserved.

R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



#### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

## RL78/G13 Data Sheet

			Description
Rev.	Date	Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count
		25	corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings (T <sub>A</sub> = 25°C)
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100- pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing

			Description
Rev.	Date	Page	Summary
3.00	Aug 02, 2013	81	Modification of figure of AC Timing Test Points
		81	Modification of description and note 3 in (1) During communication at same potential (UART mode)
		83	Modification of description in (2) During communication at same potential (CSI mode)
		84	Modification of description in (3) During communication at same potential (CSI mode)
		85	Modification of description in (4) During communication at same potential (CSI mode) (1/2)
		86	Modification of description in (4) During communication at same potential (CSI mode) (2/2)
		88	Modification of table in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (1/2)
		89	Modification of table and caution in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)
		91	Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
		92, 93	Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		94	Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		95	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2)
		96	Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2)
		97	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)
		98	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)
		99	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		100	Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		102	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)
		103	Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)
		106	Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)
		107	Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2)
		109	Addition of (1) I <sup>2</sup> C standard mode
		111	Addition of (2) I <sup>2</sup> C fast mode
		112	Addition of (3) I <sup>2</sup> C fast mode plus
		112	Modification of IICA serial transfer timing
		113	Addition of table in 2.6.1 A/D converter characteristics
		113	Modification of description in 2.6.1 (1)
		114	Modification of notes 3 to 5 in 2.6.1 (1)
		115	Modification of description and notes 2, 4, and 5 in 2.6.1 (2)
		116	Modification of description and notes 3 and 4 in 2.6.1 (3)
		117	Modification of description and notes 3 and 4 in 2.6.1 (4)