

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 20x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100pgafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/G13



**Notes** 1. Products only for "A: Consumer applications ( $T_A = -40$  to  $+85^{\circ}$ C)", and "G: Industrial applications ( $T_A = -40$  to  $+105^{\circ}$ C)"

2. Products only for "A: Consumer applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )", and "D: Industrial applications ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )"

Table 1-1. List of Ordering Part Numbers

(1/12)

Pin	Package	Data	Fields of	Ordering Part Number
count	. askago	flash	Application Note	S. Golffig Fatt Harrison
20 pins	20-pin plastic LSSOP	Mounted	A	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0,
20 piris	(7.62 mm (300), 0.65	Mounted	A	R5F1006AASF#V0, R5F1006CASF#V0, R5F1006DASF#V0,
	mm pitch)			R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0,
	min pitch)			R5F1006EASP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0,
				R5F1006EDSP#V0
				R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0,
				R5F1006EDSP#X0
			G	R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0,
				R5F1006EGSP#V0
				R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0,
				R5F1006EGSP#X0
		Not	Α	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0,
		mounted		R5F1016EASP#V0
				R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0,
				R5F1016EASP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0,
				R5F1016EDSP#V0
				R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0,
				R5F1016EDSP#X0
24 pins	24-pin plastic	Mounted	Α	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0,
	HWQFN (4 × 4mm,			R5F1007EANA#U0
	0.5 mm pitch)			R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0,
				R5F1007EANA#W0
			D	R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0,
				R5F1007EDNA#U0
				R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0,
				R5F1007EDNA#W0
			G	R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0,
				R5F1007EGNA#U0
				R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0,
				R5F1007EGNA#W0
		Not	Α	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0,
		mounted		R5F1017EANA#U0
				R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0,
				R5F1017EANA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0,
				R5F1017EDNA#U0
				R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0,
				R5F1017EDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(12/12)

Pin count	Package	Data flash	Fields of Application Note	Ordering Part Number
128 pins	128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)	Mounted	A D	R5F100SHAFB#V0, R5F100SJAFB#V0, R5F100SKAFB#V0, R5F100SLAFB#V0 R5F100SHAFB#X0, R5F100SJAFB#X0, R5F100SKAFB#X0, R5F100SLAFB#X0 R5F100SHDFB#V0, R5F100SJDFB#V0, R5F100SKDFB#V0, R5F100SJDFB#V0 R5F100SHDFB#X0, R5F100SJDFB#X0.
				R5F100SKDFB#X0, R5F100SLDFB#X0
		Not mounted	A	R5F101SHAFB#V0, R5F101SJAFB#V0, R5F101SKAFB#V0, R5F101SLAFB#V0 R5F101SHAFB#X0, R5F101SJAFB#X0, R5F101SKAFB#X0, R5F101SLAFB#X0
			D	R5F101SHDFB#V0, R5F101SJDFB#V0, R5F101SKDFB#V0, R5F101SLDFB#V0 R5F101SHDFB#X0, R5F101SJDFB#X0, R5F101SKDFB#X0, R5F101SLDFB#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

• 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	P05/TI05/TO05	C1	P51/INTP2/SO11	E1	P13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04)	G1	P146
A2	P30/INTP3/RTC1HZ /SCK11/SCL11	C2	P71/KR1/SI21/SDA21	E2	P14/RxD2/SI20/SDA20 /(SCLA0)/(TI03)/(TO03)	-	P25/ANI5
A3	P70/KR0/SCK21 /SCL21	СЗ	P74/KR4/INTP8/SI01 /SDA01	E3	P15/SCK20/SCL20/ (TI02)/(TO02)	G3	P24/ANI4
A4	P75/KR5/INTP9 /SCK01/SCL01	C4	P52/(INTP10)	E4	P16/TI01/TO01/INTP5 /(SI00)/(RxD0)	G4	P22/ANI2
A5	P77/KR7/INTP11/ (TxD2)	C5	P53/(INTP11)	E5	P03/ANI16/SI10/RxD1 /SDA10	G5	P130
A6	P61/SDAA0	C6	P63	E6	P41/TI07/TO07	G6	P02/ANI17/SO10/TxD1
A7	P60/SCLA0	C7	Vss	E7	RESET	G7	P00/TI00
A8	EV <sub>DD0</sub>	C8	P121/X1	E8	P137/INTP0	G8	P124/XT2/EXCLKS
B1	P50/INTP1/SI11 /SDA11	D1	P55/(PCLBUZ1)/ (SCK00)	F1	P10/SCK00/SCL00/ (TI07)/(TO07)	H1	P147/ANI18
B2	P72/KR2/SO21	D2	P06/TI06/TO06	F2	P11/SI00/RxD0 /TOOLRxD/SDA00/ (TI06)/(TO06)	H2	P27/ANI7
B3	P73/KR3/SO01	D3	P17/TI02/TO02/ (SO00)/(TxD0)	F3	P12/SO00/TxD0 /TOOLTxD/(INTP5)/ (TI05)/(TO05)	H3	P26/ANI6
B4	P76/KR6/INTP10/ (RxD2)	D4	P54	F4	P21/ANI1/AVREFM	H4	P23/ANI3
B5	P31/TI03/TO03 /INTP4/(PCLBUZ0)	D5	P42/TI04/TO04	F5	P04/SCK10/SCL10	H5	P20/ANI0/AVREFP
B6	P62	D6	P40/TOOL0	F6	P43	H6	P141/PCLBUZ1/INTP7
B7	V <sub>DD</sub>	D7	REGC	F7	P01/TO00	H7	P140/PCLBUZ0/INTP6
B8	EVsso	D8	P122/X2/EXCLK	F8	P123/XT1	H8	P120/ANI19


Cautions 1. Make EVsso pin the same potential as Vss pin.

- 2. Make  $V_{\text{DD}}$  pin the potential that is higher than  $\text{EV}_{\text{DD0}}$  pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the Vss and EV<sub>SS0</sub> pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.

#### 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

## Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

	Item	40	·pin	4.4	-pin	40	·pin	F0	nin		·pin
	item		<u> </u>	44	i			52-	-pin I		İ
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
		100	101	100	101	100	101	100	101	100	101
		Ex	Ex	×	F <sub>×</sub>	χ Ω	ωx	×	×	Ž	Ž
Code flash me	emory (KB)	16 to	o 192	16 t	o 512	16 t	512	32 to	o 512	32 to	o 512
Data flash me	emory (KB)	4 to 8	-	4 to 8	_	4 to 8	-	4 to 8	_	4 to 8	_
RAM (KB)		2 to 1	16 <sup>Note1</sup>	2 to :	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>
Address space	e	1 MB									
Main system clock	High-speed system clock	HS (High HS (High LS (Low-	n-speed ma n-speed ma speed ma	ain) mode ain) mode in) mode:	on, externa : 1 to 20 l : 1 to 16 l 1 to 8 M e: 1 to 4 M	MHz (V <sub>DD</sub> : MHz (V <sub>DD</sub> : IHz (V <sub>DD</sub> =	= 2.7 to 5. = 2.4 to 5. 1.8 to 5.5	5 V), 5 V), V),	CLK)		
	High-speed on-chip oscillator	HS (High LS (Low-	speed ma	ain) mode in) mode:	: 1 to 32 M : 1 to 16 M : 1 to 8 M e: 1 to 4 M	MHz (Vdd = Hz (Vdd =	= 2.4 to 5.5 1.8 to 5.5	5 V), V),			
Subsystem cl	ock	XT1 (crys 32.768 k		ation, exte	ernal subsy	stem cloc	k input (E	XCLKS)			
Low-speed or	n-chip oscillator	15 kHz (	TYP.)								
General-purp	ose registers	(8-bit register × 8) × 4 banks									
Minimum insti	ruction execution time	0.03125 μs (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)									
		0.05 <i>μ</i> s (	High-spee	ed system	clock: fmx	= 20 MHz	operation	)			
		30.5 μs (	Subsyster	n clock: fs	ыв = 32.76	8 kHz ope	ration)				
Instruction se	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>									
I/O port	Total	3	36	4	40	2	14	4	18	5	58
	CMOS I/O	(N-ch (	28 O.D. I/O ithstand ge]: 10)	(N-ch [V <sub>DD</sub> w	31 O.D. I/O rithstand ge]: 10)	(N-ch (	34 O.D. I/O ithstand je]: 11)	(N-ch (	38 O.D. I/O ithstand ge]: 13)	(N-ch (	18 O.D. I/O ithstand ge]: 15)
	CMOS input		5		5		5		5		5
	CMOS output		=		=		1		1		1
	N-ch O.D. I/O (withstand voltage: 6 V)		3		4		4		4		4
Timer	16-bit timer					8 cha	nnels				
	Watchdog timer					1 cha	annel				
	Real-time clock (RTC)					1 cha	annel				
	12-bit interval timer (IT)				-		annel				
	Timer output	4 channels (PWM outputs: 4 Note 2), 8 channels (PWM outputs: 7 Note 2) Note 3 outputs: 7 Note 2 Note 3 Note 3 Outputs: 7 Note 2 Note 3 Outputs: 7									
	RTC output	1 channe • 1 Hz (s		ı clock: fsu	ıв = 32.768	3 kHz)					

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L): Start address F7F00H Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

#### 2.1 Absolute Maximum Ratings

### Absolute Maximum Ratings ( $T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	V
	EV <sub>DD0</sub> , EV <sub>DD1</sub>	EV <sub>DD0</sub> = EV <sub>DD1</sub>	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V
	V <sub>I2</sub>	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	Vo <sub>1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		<b>V</b>
	V <sub>O2</sub>	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV <sub>DD0</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 <sup>Notes 2,3</sup>	V
	V <sub>Al2</sub>	ANI0 to ANI14	-0.3 to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$ : + side reference voltage of the A/D converter.
  - 3. Vss: Reference voltage

#### 2.2 Oscillator Characteristics

#### 2.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) <sup>Note</sup>	crystal resonator	$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	MHz
XT1 clock oscillation frequency (fx) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

#### 2.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Oscillators	Parameters		MIN.	TYP.	MAX.	Unit	
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \leq V_{DD} < 1.8~V$	-5.0		+5.0	%
		–40 to −20 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{DD} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

## (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

## (Ta = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub>	HALT HS (high-					0.54	1.63	mA
current	Note 2	mode	speed main) mode Note 7		V <sub>DD</sub> = 3.0 V		0.54	1.63	mA
				$f_{IH} = 24 \text{ MHz}^{\text{Note 4}}$	V <sub>DD</sub> = 5.0 V		0.44	1.28	mA
					V <sub>DD</sub> = 3.0 V		0.44	1.28	mA
				fih = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.40	1.00	mA
					V <sub>DD</sub> = 3.0 V		0.40	1.00	mA
			LS (low-	fih = 8 MHz Note 4	V <sub>DD</sub> = 3.0 V		260	530	μА
			speed main) mode Note 7		V <sub>DD</sub> = 2.0 V		260	530	μА
			LV (low-	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		420	640	μА
		voltage main) mode		V <sub>DD</sub> = 2.0 V		420	640	μА	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
	speed mall mode Note 7	speed main) mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.45	1.17	mA	
			$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA	
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.45	1.17	mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.60	mA	
			$V_{DD} = 5.0 \text{ V}$	Resonator connection		0.26	0.67	mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.60	mA	
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.26	0.67	mA
			LS (low-	$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μΑ
			speed main) mode Note 7	V <sub>DD</sub> = 3.0 V	Resonator connection		145	380	μΑ
			mode	$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μΑ
				$V_{DD} = 2.0 \text{ V}$	Resonator connection		145	380	μΑ
			Subsystem	fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.25	0.57	μΑ
			clock	T <sub>A</sub> = -40°C	Resonator connection		0.44	0.76	μΑ
			operation	fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.30	0.57	μΑ
				T <sub>A</sub> = +25°C	Resonator connection		0.49	0.76	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}}$	Square wave input		0.37	1.17	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.56	1.36	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.53	1.97	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.72	2.16	μA
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.82	3.37	μΑ
			T <sub>A</sub> = +85°C	Resonator connection		1.01	3.56	μΑ	
	IDD3 Note 6	STOP	T <sub>A</sub> = -40°C				0.18	0.50	μΑ
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.23	0.50	μΑ
			T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C				1.10	μА
			T <sub>A</sub> = +70°C				0.46	1.90	μА
			T <sub>A</sub> = +85°C				0.75	3.30	μΑ

(Notes and Remarks are listed on the next page.)



**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))


## (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)


(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		, ,	h-speed Mode	,	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0~V \le EV_{DD0} \le 5.5$	20 MHz < fмск	8/fмск		_		_		ns
Note 5		V	fмск ≤ 20 MHz	6/ƒмск		6/fмск		6/fмск		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fмск	8/fмск		_		_		ns
			fмск ≤ 16 MHz	6/ƒмск		6/fмск		6/fмск		ns
		$2.4~V \le EV_{DD0} \le 5.5~V$	2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V			6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	6/fмск and 750		6/fмск and 750		6/fмск and 750		ns	
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns	
		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5	V	_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tkH2, tkL2	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		tксү2/2 – 7		tксү2/2 - 7		tkcy2/2 -7		ns
		$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		tксу2/2 — 8		tксу2/2 -8		tkcy2/2 -8		ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		tксү2/2 – 18		tксу2/2 - 18		tксу2/2 - 18		ns
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		tксү2/2 — 66		tксү2/2 - 66		tkcy2/2 - 66		ns
		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5	_		tксү2/2 - 66		tkcy2/2 - 66		ns	

(Notes, Caution, and Remarks are listed on the next page.)

#### UART mode bit width (during communication at different potential) (reference)





- $\begin{tabular}{ll} \begin{tabular}{ll} \bf R_b[\Omega]: Communication line (TxDq) pull-up resistance, \\ C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage \\ \end{tabular}$ 
  - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
  - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS (high	n-speed Mode	`	LS (low-speed main) Mode		LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 2	tsıĸı	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$	23		110		110		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, $ $ 2.3 \ V \leq V_b \leq 2.7 \ V, $	33		110		110		ns
		$C_b = 20$ pF, $R_b = 2.7$ k $\Omega$							
SIp hold time (from SCKp↓) Note 2	tksıı	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V, $	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $	10		10		10		ns
		$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
Delay time from SCKp↑ to	tkso1	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$		10		10		10	ns
SOp output Note 2		$C_b = 20$ pF, $R_b = 1.4$ k $\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $		10		10		10	ns
		$C_b=20~pF,~R_b=2.7~k\Omega$							

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.**  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM number (g = 1)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))
  - 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

## 2.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to  $+85^{\circ}$ C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	V <sub>BGR</sub>	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS

#### 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	V <sub>PDR</sub>	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	T <sub>PW</sub>		300			μS

**Note** Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$  (4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	, ,	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = $-3.0 \text{ mA}$	EV <sub>DD0</sub> – 0.7			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV <sub>DD0</sub> – 0.6			٧
		P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OH1} = -1.5~mA$	EV <sub>DD0</sub> – 0.5			V
	V <sub>OH2</sub>	P20 to P27, P150 to P156	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ Iон2 = $-100 \ \mu \text{ A}$	V <sub>DD</sub> – 0.5			V
Output voltage, low	V <sub>OL1</sub>	P37, P40 to P47, P50 to P57, P64	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.6	V
		P117, P120, P125 to P127, P130, P140 to P147	$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V
			$2.4~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	V
	V <sub>OL2</sub>	P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Volз	P60 to P63	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 15.0~mA$			2.0	V
		$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 5.0~mA$			0.4	V	
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{Iol3} = 3.0 \text{ mA}$			0.4	V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{Iol3} = 2.0 \text{ mA}$			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (high-	fin = 32 MHz Note 3	Basic	V <sub>DD</sub> = 5.0 V		2.3		mA
Current Note 1		mode	speed main) mode Note 5		operatio n	V <sub>DD</sub> = 3.0 V		2.3		mA
					Normal	V <sub>DD</sub> = 5.0 V		5.2	9.2	mA
					operatio n	V <sub>DD</sub> = 3.0 V		5.2	9.2	mA
					Normal	V <sub>DD</sub> = 5.0 V		4.1	7.0	mA
					operatio n	V <sub>DD</sub> = 3.0 V		4.1	7.0	mA
				fin = 16 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		3.0	5.0	mA
					operatio n	V <sub>DD</sub> = 3.0 V		3.0	5.0	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.4	5.9	mA
			speed main) mode Note 5	V <sub>DD</sub> = 5.0 V	operatio n	Resonator connection		3.6	6.0	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.4	5.9	mA
				V DD = 0.0 V	operatio n	Resonator connection		3.6	6.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.1	3.5	mA
			V <sub>DD</sub> = 5.0 V	operatio n	Resonator connection		2.1	3.5	mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.1	3.5	mA	
		clock		V <sub>DD</sub> = 3.0 V	operatio n	Resonator connection		2.1	3.5	mA
			Subsystem clock operation	fsub = 32.768 kHz	Normal	Square wave input		4.8	5.9	μΑ
				$T_A = -40^{\circ}C$	operatio n	Resonator connection		4.9	6.0	μΑ
				fsub = 32.768 kHz	Normal	Square wave input		4.9	5.9	μΑ
				T <sub>A</sub> = +25°C	operatio n	Resonator connection		5.0	6.0	μΑ
				fsub = 32.768 kHz	Normal	Square wave input		5.0	7.6	μΑ
				T <sub>A</sub> = +50°C	operatio n	Resonator connection		5.1	7.7	μΑ
				fsub = 32.768 kHz	Normal	Square wave input		5.2	9.3	μΑ
		Note 4  TA = +70°	Note 4 $T_A = +70^{\circ}C$	operatio n	Resonator connection		5.3	9.4	μА	
				fsuB = 32.768 kHz	Normal	Square wave input		5.7	13.3	μΑ
				Note 4 $T_A = +85^{\circ}C$	operatio n	Resonator connection		5.8	13.4	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		10.0	46.0	μΑ
				Note 4  TA = +105°C	operatio n	Resonator connection		10.0	46.0	μА

(Notes and Remarks are listed on the next page.)

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub> Note 2	HALT	HS (high-	fih = 32 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.62	3.40	mA
Current Note 1	Current	mode	speed main) mode Note 7		V <sub>DD</sub> = 3.0 V		0.62	3.40	mA
		mode	fin = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.50	2.70	mA	
					V <sub>DD</sub> = 3.0 V		0.50	2.70	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.44	1.90	mA
				V <sub>DD</sub> = 3.0 V		0.44	1.90	mA	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	2.10	mA
			speed main) mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	2.20	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	2.10	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.48	2.20	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.21	1.10	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.28	1.20	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.21	1.10	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	1.20	mA
			Subsystem	fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.28	0.61	μΑ
			clock operation	T <sub>A</sub> = -40°C	Resonator connection		0.47	0.80	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.34	0.61	μΑ
			T <sub>A</sub> = +25°C	Resonator connection		0.53	0.80	μΑ	
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.41	2.30	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.60	2.49	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.64	4.03	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.83	4.22	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.09	8.04	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		1.28	8.23	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		5.50	41.00	μΑ
				T <sub>A</sub> = +105°C	Resonator connection		5.50	41.00	μΑ
	IDD3 <sup>Note 6</sup>	STOP	T <sub>A</sub> = -40°C				0.19	0.52	μΑ
	r	mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.25	0.52	μΑ
			T <sub>A</sub> = +50°C	T <sub>A</sub> = +50°C				2.21	μΑ
			T <sub>A</sub> = +70°C				0.55	3.94	μΑ
			T <sub>A</sub> = +85°C				1.00	7.95	μΑ
			T <sub>A</sub> = +105°C				5.00	40.00	μΑ

(Notes and Remarks are listed on the next page.)

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (1/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		speed main) ode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$		400 Note 1	kHz
		$2.7 \; V \leq EV_{DD0} < 4.0 \; V,$ $2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega$		400 Note 1	kHz
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $		100 Note 1	kHz
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$		100 Note 1	kHz
		$\begin{aligned} &2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	1200		ns
		$\begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	4600		ns
		$2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$	4650		ns
Hold time when SCLr = "H"	tніан	$\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	620		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	500		ns
		$\begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned}$	2700		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	2400		ns
		$2.4 \ V \leq EV_{DD0} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$	1830		ns

( ${f Notes}$  and  ${f Caution}$  are listed on the next page, and  ${f Remarks}$  are listed on the page after the next page.)

#### 3.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		HS (high-speed main) Mode			
			Standard Mode		Fast Mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk ≥ 3.5 MHz	-	_	0	400	kHz
		Standard mode: fclk ≥ 1 MHz	0	100	-	-	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μS
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μS
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μS
Bus-free time	<b>t</b> BUF		4.7		1.3		μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

#### **IICA** serial transfer timing



Remark n = 0, 1

<R>

## 3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.4~V \leq V \text{DD} \leq 5.5~V$	1		32	MHz
Number of code flash rewrites	Cerwr	Retained for 20 years  TA = 85°C Note 4	1,000			Times
Number of data flash rewrites		Retained for 1 years TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C Note 4	100,000			
		Retained for 20 years  TA = 85°C Note 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer and Renesas Electronics self programming library.
  - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  - 4. This temperature is the average value at which data are retained.

## 3.9 Dedicated Flash Memory Programmer Communication (UART)


#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

### 3.10 Timing of Entry to Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tнo	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)