





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 20x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100pjafb-x0

1.3.2 24-pin products

• 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. It is recommended to connect an exposed die pad to $V_{\mbox{\scriptsize ss}}.$

1.5.2 24-pin products



1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[80-pin, 100-pin, 128-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

		I		I			(1/2)
	Item	80-)-pin	128	
		R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx
Code flash me	emory (KB)	96 to	512	96 to	o 512	192 t	o 512
Data flash me	mory (KB)	8	-	8	_	8	_
RAM (KB)		8 to 3	2 Note 1	8 to 3	32 Note 1	16 to 3	32 Note 1
Address spac	e	1 MB					
Main system clock	High-speed system clock	HS (High-speed HS (High-speed LS (Low-speed	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V)				
	High-speed on-chip oscillator	HS (High-speed LS (Low-speed	l main) mode: 1 main) mode: 1	to 32 MHz (V _{DD} = to 16 MHz (V _{DD} = to 8 MHz (V _{DD} = to 4 MHz (V _{DD} =	= 2.4 to 5.5 V), 1.8 to 5.5 V),		
Subsystem clo	ock	XT1 (crystal) os 32.768 kHz	cillation, externa	l subsystem cloc	k input (EXCLKS)	
Low-speed on	n-chip oscillator	15 kHz (TYP.)					
General-purpo	ose register	(8-bit register ×	8) × 4 banks				
Minimum instr	ruction execution time	0.03125 <i>μ</i> s (Hig	h-speed on-chip	oscillator: fін = 3	2 MHz operation)	
		0.05 <i>μ</i> s (High-s _l	peed system clo	ck: f _{MX} = 20 MHz	operation)		
		30.5 <i>μ</i> s (Subsys	stem clock: fsub =	32.768 kHz ope	eration)		
Instruction set	t	Multiplication	btractor/logical c (8 bits × 8 bits)	peration (8/16 bi		oolean operation)), etc.
I/O port	Total	7	'4	ę	92	1:	20
	CMOS I/O	(N-ch O.D. I/O	64 [EV _{DD} withstand re]: 21)	(N-ch O.D. I/O	32 [EV _{DD} withstand ge]: 24)	(N-ch O.D. I/O	10 [EV _{DD} withstand e]: 25)
	CMOS input		5		5		5
	CMOS output		1		1		1
	N-ch O.D. I/O (withstand voltage: 6 V)		4		4		4
Timer	16-bit timer	12 cha	annels	12 cha	annels	16 cha	nnels
	Watchdog timer	1 cha	annel	1 cha	annel	1 cha	nnel
	Real-time clock (RTC)	1 cha	annel	1 cha	annel	1 cha	nnel
	12-bit interval timer (IT)	1 cha	annel	1 cha	annel	1 cha	nnel
	Timer output	12 channels (PWM outputs:	10 Note 2)	12 channels (PWM outputs:	10 Note 2)	16 channels (PWM outputs:	14 Note 2)
	RTC output	1 channel • 1 Hz (subsyst	tem clock: fsuв =	32.768 kHz)			

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (5/5)

Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDDO				1	μΑ
	ILIH2	P20 to P27, P1 <u>37,</u> P150 to P156, RESET	$V_{I} = V_{DD}$				1	μΑ
	Ішнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	lut1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vi = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μΑ
	Ішз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up resistance	R∪	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vı = EVsso	, In input port	10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fih: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))


(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$


Parameter	Symbol	Conditions		HS (hig	h-speed Mode	LS (low	r-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	8/fмск				_		ns
Note 5		V	fмcк ≤ 20 MHz	6/fмск		6/ƒмск		6/ƒмск		ns
		$2.7~V \leq EV_{DD0} \leq 5.5$	16 MHz < fмск	8/fмск		_		_		ns
		V	fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \le EV_{DD0} \le 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tkH2,	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7~\text{V} \leq \text{EV}_\text{DD0} \leq 5.5~\text{V}$		tксу2/2 — 8		tксу2/2 - 8		tксу2/2 - 8		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 18		tксу2/2 - 18		tксу2/2 - 18		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 66		tксү2/2 - 66		tксү2/2 - 66		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		tkcy2/2 - 66		tkcy2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
 - 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
 - fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),
 - n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)

(Ta = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high main)	•	,	/-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{split} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
		$ \begin{aligned} &1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ &1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ &C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{aligned} $	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		kHz
Data hold time (transmission)	thd:dat	$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	0	405	0	405	0	405	ns

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.


- 2. Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)




TI/TO Timing







Interrupt Request Input Timing




Key Interrupt Input Timing




RESET Input Timing



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(4) During communication at same potential (simplified I²C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-sp Mo	,	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{DD0} \leq 5.5~V,$		400 Note1	kHz
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$		100 Note1	kHz
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "L"	tLow	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1200		ns
		$C_b = 50$ pF, $R_b = 2.7$ k Ω			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1200		ns
		$C_b = 50$ pF, $R_b = 2.7$ k Ω			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1/fmck + 220		ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{DD} \leq 5.5~V,$	1/fmck + 580		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	0	770	ns
		$C_b = 50$ pF, $R_b = 2.7$ k Ω			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \ pF, \ R_b = 3 \ k\Omega$			

Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Condit	ions	HS (high-spee	ed main) Mode	Unit
					MIN.	MAX.	
Transfer rate		Transmission	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$			Note 1	bps
			$V,$ $2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 1.4 \ k\Omega, \ V_b = 2.7 \ V$		2.6 Note 2	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0$			Note 3	bps
			$V,$ $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = 2.3 \ V$		1.2 Note 4	Mbps
			2.4 V ≤ EV _{DD0} < 3.3			Note 5	bps
			$V,$ $1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 V$		0.43 Note 6	Mbps

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD0} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DDO} < 4.0 V and 2.4 V \leq V_b \leq 2.7 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.




UART mode bit width (during communication at different potential) (reference)






- $\begin{array}{lll} \textbf{Remarks 1.} & R_b[\Omega]: Communication line (TxDq) \ pull-up \ resistance, \\ & C_b[F]: \ Communication \ line \ (TxDq) \ load \ capacitance, \ V_b[V]: \ Communication \ line \ voltage \\ \end{array}$
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 00, 01, 02, 10, 12, 13), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	HS (high-spe	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tkCY2	$4.0~V \leq EV_{DD0} \leq 5.5$	24 MHz < fмск	28/fмск		ns
		V,	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fmck ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7~V \leq EV_{DD0} < 4.0$	24 MHz < fмск	40/fмск		ns
		V,	$20~\text{MHz} < \text{fmck} \le 24~\text{MHz}$	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{DD0} < 3.3$	24 MHz < fмск	96/fмск		ns
		V,	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
		$1.6 \ V \le V_b \le 2.0 \ V$	16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkH2,	$4.0 \ V \le EV_{DD0} \le 5.$ $2.7 \ V \le V_b \le 4.0 \ V$	5 V,	tkcy2/2 - 24		ns
		$2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$		tkcy2/2 - 36		ns
		$2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) Note2	tsık2	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 $ $ 2.7 \ V \leq V_b \leq 4.0 \ V $	5 V,	1/fмск + 40		ns
		$2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$	0 V,	1/fмск + 40		ns
		$2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$	3 V,	1/fмск + 60		ns
Slp hold time (from SCKp [↑]) Note 3	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to SOp output Note 4	t KSO2	$4.0~V \leq EV_{DD0} \leq 5.$ $C_b = 30~pF,~R_b = 1$	5 V, 2.7 V \leq V _b \leq 4.0 V, .4 k Ω		2/fмск + 240	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2$	0 V, 2.3 V \leq V _b \leq 2.7 V, .7 kΩ		2/fмск + 428	ns
		$2.4 \ V \le EV_{DD0} < 3.$ $C_b = 30 \ pF, \ R_b = 5$	3 V, 1.6 V ≤ V _b ≤ 2.0 V .5 kΩ		2/fмск + 1146	ns


(Notes, Caution and Remarks are listed on the next page.)

4. PACKAGE DRAWINGS

4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-0300-0.65	PLSP0020JC-A	S20MC-65-5A4-3	0.12





© 2012 Renesas Electronics Corporation. All rights reserved.


4.2 24-pin Products


R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04












Referance	Dimens	sion in Mil	limeters
Symbol	Min	Nom	Max
D	3.95	4.00	4.05
E	3.95	4.00	4.05
Α		_	0.80
A ₁	0.00		
b	0.18	0.25	0.30
е	_	0.50	_
Lp	0.30	0.40	0.50
х	_		0.05
у	_		0.05
Z _D		0.75	
Z _E		0.75	
C ₂	0.15	0.20	0.25
D ₂		2.50	
E ₂		2.50	

4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F101PGDFB, R5F101PGDFB, R5F101PJDFB, R5F101PJDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69




©2012 Renesas Electronics Corporation. All rights reserved.

4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP128-14x20-0.50	PLQP0128KD-A	P128GF-50-GBP-1	0.92



 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.