



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 20x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100pjgfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(6/12)


Pin count	Package	Data flash	Fields of Application	Ordering Part Number
48 pins	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	Mounted	А	R5F100GAANA#U0, R5F100GCANA#U0, R5F100GDANA#U0, R5F100GEANA#U0, R5F100GFANA#U0, R5F100GGANA#U0, R5F100GHANA#U0, R5F100GJANA#U0, R5F100GKANA#U0,
				R5F100GLANA#U0
				R5F100GAANA#W0, R5F100GCANA#W0,
				R5F100GDANA#W0, R5F100GEANA#W0,
				R5F100GFANA#W0, R5F100GGANA#W0,
				R5F100GHANA#W0, R5F100GJANA#W0,
				R5F100GKANA#W0, R5F100GLANA#W0
			D	R5F100GADNA#U0, R5F100GCDNA#U0, R5F100GDDNA#U0,
				R5F100GEDNA#U0, R5F100GFDNA#U0, R5F100GGDNA#U0,
				R5F100GHDNA#U0, R5F100GJDNA#U0, R5F100GKDNA#U0,
				R5F100GLDNA#U0
				R5F100GADNA#W0, R5F100GCDNA#W0,
				R5F100GDDNA#W0, R5F100GEDNA#W0, R5F100GFDNA#W0, R5F100GGDNA#W0,
				R5F100GHDNA#W0, R5F100GJDNA#W0,
				R5F100GKDNA#W0, R5F100GLDNA#W0
			G	R5F100GAGNA#U0, R5F100GCGNA#U0, R5F100GDGNA#U0,
				R5F100GEGNA#U0, R5F100GFGNA#U0, R5F100GGGNA#U0,
				R5F100GHGNA#U0, R5F100GJGNA#U0
				R5F100GAGNA#W0, R5F100GCGNA#W0,
				R5F100GDGNA#W0, R5F100GEGNA#W0,
				R5F100GFGNA#W0, R5F100GGGNA#W0,
				R5F100GHGNA#W0, R5F100GJGNA#W0
		Not	Α	R5F101GAANA#U0, R5F101GCANA#U0, R5F101GDANA#U0,
		mounted		R5F101GEANA#U0, R5F101GFANA#U0, R5F101GGANA#U0,
				R5F101GHANA#U0, R5F101GJANA#U0, R5F101GKANA#U0,
				R5F101GLANA#U0
				R5F101GAANA#W0, R5F101GCANA#W0,
				R5F101GDANA#W0, R5F101GEANA#W0,
				R5F101GFANA#W0, R5F101GGANA#W0,
				R5F101GHANA#W0, R5F101GJANA#W0,
				R5F101GKANA#W0, R5F101GLANA#W0
			D	R5F101GADNA#U0, R5F101GCDNA#U0, R5F101GDDNA#U0,
				R5F101GEDNA#U0, R5F101GFDNA#U0, R5F101GGDNA#U0,
				R5F101GHDNA#U0, R5F101GJDNA#U0, R5F101GKDNA#U0,
				R5F101GLDNA#U0
				R5F101GADNA#W0, R5F101GCDNA#W0,
				R5F101GDDNA#W0, R5F101GEDNA#W0,
				R5F101GFDNA#W0, R5F101GGDNA#W0,
				R5F101GHDNA#W0, R5F101GJDNA#W0,
				R5F101GKDNA#W0, R5F101GLDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



• 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to $V_{\rm ss.}$

1.3.14 128-pin products

• 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)




Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDDD, EVDDD pins (EVDDD = EVDDD).
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0} and EV_{DD1} pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
	EV _{DD0} , EV _{DD1}	EV _{DD0} = EV _{DD1}	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	Vo ₁	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		V
	V _{O2}	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2,3}	V
	V _{Al2}	ANI0 to ANI14	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (4/5)$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -10.0 mA	EV _{DD0} –			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -3.0 mA	EV _{DD0} – 0.7			V
		P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -2.0 mA	EV _{DD0} – 0.6			V
			$\label{eq:loss_loss} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	EV _{DD0} – 0.5			٧
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $I_{\text{OH1}} = -1.0 \text{ mA}$	EV _{DD0} – 0.5			V
V _{OH2} P20	P20 to P27, P150 to P156	1.6 V \leq V _{DD} \leq 5.5 V, I _{OH2} = $-100~\mu$ A	V _{DD} - 0.5			V	
Output voltage, Iow	V _{OL1}	P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 20~mA$			1.3	٧
			$\label{eq:loss_state} \begin{cases} 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{Iol1} = 8.5 \text{ mA} \end{cases}$			0.7	>
			$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ $I_{\text{OL1}} = 3.0~\text{mA}$			0.6	>
			$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V
			$\label{eq:local_decomposition} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL1}} = 0.6 \ mA \end{array}$			0.4	V
			$1.6~V \leq EV_{DD0} < 5.5~V,$ $I_{OL1} = 0.3~mA$			0.4	V
	V _{OL2}	P20 to P27, P150 to P156	1.6 V \leq VDD \leq 5.5 V, lol2 = 400 μ A			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$			2.0	٧
			$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 5.0~mA$			0.4	V
			$2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 5.5~\textrm{V},$ $\textrm{Iol3} = 3.0~\textrm{mA}$			0.4	V
			$1.8~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 2.0~mA$			0.4	V
			$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 16~MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fih: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (high-	fin = 32 MHz Note 4	V _{DD} = 5.0 V		0.62	1.86	mA
Current Note 1	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.62	1.86	mA
			mode	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.50	1.45	mA
					V _{DD} = 3.0 V		0.50	1.45	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.44	1.11	mA
					V _{DD} = 3.0 V		0.44	1.11	mA
			LS (low-	fin = 8 MHz Note 4	V _{DD} = 3.0 V		290	620	μA
		speed main) mode Note 7		V _{DD} = 2.0 V		290	620	μΑ	
			LV (low-	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		440	680	μΑ
		voltage main) mode		VDD = 2.0 V		440	680	μΑ	
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.08	mA
		speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.48	1.28	mA	
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.08	mA
				V _{DD} = 3.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	0.63	mA
			V _{DD} = 5.0 V	Resonator connection		0.28	0.71	mA	
				f _M x = 10 MHz ^{Note 3} ,	Square wave input		0.21	0.63	mA
			V _{DD} = 3.0 V	Resonator connection		0.28	0.71	mA	
			LS (low-	f _M x = 8 MHz ^{Note 3} ,	Square wave input		110	360	μΑ
			speed main) mode Note 7	V _{DD} = 3.0 V	Resonator connection		160	420	μΑ
				fmx = 8 MHz ^{Note 3} ,	Square wave input		110	360	μΑ
				V _{DD} = 2.0 V	Resonator connection		160	420	μΑ
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.28	0.61	μΑ
			clock operation	T _A = -40°C	Resonator connection		0.47	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.34	0.61	μΑ
				T _A = +25°C	Resonator connection		0.53	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.41	2.30	μΑ
				T _A = +50°C	Resonator connection		0.60	2.49	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.64	4.03	μΑ
				T _A = +70°C	Resonator connection		0.83	4.22	μА
			fsub = 32.768 kHz ^{Note 5}	Square wave input		1.09	8.04	μΑ	
				T _A = +85°C	Resonator connection		1.28	8.23	μА
	IDD3 ^{Note 6}	STOP	T _A = -40°C				0.19	0.52	μΑ
		mode ^{Note 8}	T _A = +25°C				0.25	0.52	μΑ
			T _A = +50°C				0.32	2.21	μΑ
			T _A = +70°C				0.55	3.94	μΑ
			T _A = +85°C				1.00	7.95	μA

(Notes and Remarks are listed on the next page.)



(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	HS (high main)	•	LS (low main)	•	LV (low- main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 4/fс∟к	$2.7~V \leq EV_{DD0} \leq 5.5$ V	125		500		1000		ns
			$2.4~V \leq EV_{DD0} \leq 5.5$ V	250		500		1000		ns
			$1.8~V \le EV_{DD0} \le 5.5$ V	500		500		1000		ns
			$1.7~V \le EV_{DD0} \le 5.5$ V	1000		1000		1000		ns
			$1.6~V \le EV_{DD0} \le 5.5$ V	_		1000		1000		ns
SCKp high-/low-level width	PI t_{KL1} 4.0 $V \le EV_{DD0} \le 5.5 V$		00 ≤ 5.5 V	tксү1/2 – 12		tксу1/2 — 50		tксү1/2 – 50		ns
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 18		tксу1/2 — 50		tксү1/2 – 50		ns
		2.4 V ≤ EV _D	₀₀ ≤ 5.5 V	tксү1/2 – 38		tксу1/2 — 50		tксү1/2 — 50		ns
		1.8 V ≤ EV _D	00 ≤ 5.5 V	tксү1/2 — 50		tксү1/2 — 50		tксү1/2 – 50		ns
		1.7 V ≤ EVD	00 ≤ 5.5 V	tксу1/2 — 100		tксу1/2 — 100		tксу1/2 — 100		ns
		1.6 V ≤ EVD	₀₀ ≤ 5.5 V	_		tксу1/2 — 100		tксу1/2 — 100		ns
SIp setup time	tsıĸı	4.0 V ≤ EV _{DI}	00 ≤ 5.5 V	44		110		110		ns
(to SCKp↑)		2.7 V ≤ EV _{DI}	00 ≤ 5.5 V	44		110		110		ns
		2.4 V ≤ EV _{DI}	00 ≤ 5.5 V	75		110		110		ns
		1.8 V ≤ EV _{DI}	oo ≤ 5.5 V	110		110		110		ns
		1.7 V ≤ EV _{DI}	oo ≤ 5.5 V	220		220		220		ns
		1.6 V ≤ EV _{DI}	oo ≤ 5.5 V	_		220		220		ns
SIp hold time	tksi1	1.7 V ≤ EV _{DI}	00 ≤ 5.5 V	19		19		19		ns
(from SCKp↑) Note 2		1.6 V ≤ EV _{DI}	00 ≤ 5.5 V	_		19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$1.7 \text{ V} \le \text{EV}_{DI}$ $C = 30 \text{ pF}^{\text{Note}}$			25		25		25	ns
output Note 3		$1.6 \text{ V} \leq \text{EV}_{DI}$ $C = 30 \text{ pF}^{\text{Note}}$			_		25		25	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

220

220

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ Parameter Symbo Conditions HS (high-speed LS (low-speed main) LV (low-voltage main) Unit main) Mode ı Mode Mode MIN. MIN. MAX. MIN. MAX. MAX. Slp setup time tsik2 $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ $1/f_{MCK}+2$ 1/fmck+30 1/fmck+30 ns (to SCKp↑) Note 1 n $1.8~V \leq EV_{DD0} \leq 5.5~V$ 1/fмск+3 1/fмск+30 1/fмcк+30 ns 0 $1.7~V \leq EV_{DD0} \leq 5.5~V$ 1/fмск+4 $1/f_{MCK}+40$ $1/f_{MCK}+40$ ns 0 1/fмск+40 1/fмск+40 $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ ns Slp hold time tks12 $1.8~V \leq EV_{DD0} \leq 5.5~V$ 1/fмск+3 1/fмcк+31 1/fмск+31 ns (from SCKp↑) 1 $1.7~V \leq EV_{DD0} \leq 5.5~V$ 1/fмcк+ 1/fмск+ 1/fмcк+ ns 250 250 250 $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ 1/fmck+ 1/fмcк+ ns 250 250 2/f_{MCK+} 2/f_{MCK+} Delay time tks02 C = 30 $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ ns pF Note 4 from SCKp↓ to 44 110 110 SOp output Note $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ 2/fмcк+ 2/fmck+ ns 110 75 110 2/fмск+ $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fмск+ 2/fмск+ ns 110 110 110 $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fmck+ 2/fmck+ 2/fмск+ ns 220 220 220 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ 2/fмск+ 2/fмск+ ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))


UART mode bit width (during communication at different potential) (reference)






- $\begin{tabular}{ll} \begin{tabular}{ll} \bf R_b[\Omega]: Communication line (TxDq) pull-up resistance, \\ C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage \\ \end{tabular}$
 - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI26	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
			$1.6~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$ Note 3			±2.5	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		V _{DD}	٧
		ANI16 to ANI26		0		EV _{DD0}	٧
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)			V _{BGR} Note 4		V
		Temperature sensor output (2.4 V ≤ VDD ≤ 5.5 V, HS (hi	-		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	HS (high-speed ma	in) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	16/fмск		ns
		V	fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5	16 MHz < fмск	16/fмск		ns
		V	fмck ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V	.4 V ≤ EV _{DD0} ≤ 5.5 V			ns
				12/fмcк and 1000		ns
SCKp high-/low-level	t кн2,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ M}$	V	tkcy2/2 – 14		ns
width	t _{KL2}	2.7 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 – 16		ns
		$2.4~V \leq EV_{DD0} \leq 5.5~V$		tkcy2/2 - 36		ns
SIp setup time	tsık2	$2.7~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+40		ns
(to SCKp↑) Note 1		$2.4~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+60		ns
SIp hold time (from SCKp↑) Note 2	tksi2	2.4 V ≤ EV _{DD0} ≤ 5.5	V	1/fмск+62		ns
Delay time from SCKp↓ to SOp output	tkso2	C = 30 pF Note 4	$2.7~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+66	ns
Note 3			$2.4~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+113	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))


CSI mode connection diagram (during communication at same potential)



- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02,
 - 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 3.4 AC Characteristics.

3.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}		1.44 ^{Note}		5.5	٧

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB


R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB

R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB

R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GKDFB, R5F101GKDFB, R5F101GKDFB

R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GHGFB, R5F10

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16	
HD————————————————————————————————————	25 24	E HE	detail of le	CL
48	13			(UNIT:mn
. 1	12.	↓	D	DIMENSIONS
		<u></u>		7.00±0.20 7.00±0.20
		<u> </u>	HD	9.00±0.20
	. 4 4 0 0	<u>T</u> _	HE	9.00±0.20 9.00±0.20
- ZD	→ e		A	1.60 MAX.
			A1	0.10±0.05
	x (M) S	Δ		1.40±0.05
		A		0.25
		A2 ¬	b	0.22±0.05



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

0.145 ^{+0.055} -0.045 0.50

0.60±0.15

1.00±0.20 3°+5° 0.50 0.08 0.08

0.75

0.75

Lp

ZD

ZE



4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JKAFA, R5F100JLAFA


R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JJAFA, R5F101JJAFA, R5F101JAFA, R5F101JKAFA, R5F101JLAFA

R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JDFA, R5F100JPA, R R5F100JKDFA, R5F100JLDFA

R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JDFA, R5 R5F101JKDFA, R5F101JLDFA

R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.

(UNIT:mm)

DIMENSIONS

10.00±0.10

10.00±0.10

12.00±0.20

12.00±0.20 1.70 MAX.

 0.10 ± 0.05 1.40

0.32±0.05

 $0.50 {\pm} 0.15$

 0° to 8° 0.65


0.13 0.10

0.145±0.055

4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F101PGDFB, R5F101PGDFB, R5F101PJDFB, R5F101PJDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.