



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 82  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 20K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 5.5V   |
| Data Converters            | A/D 20x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100pjgfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100pjgfb-v0</a> |

## 1.3.8 44-pin products

- 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.3.12 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)




- Cautions**
1. Make EVSS0 pin the same potential as VSS pin.
  2. Make VDD pin the potential that is higher than EVDD0 pin.
  3. Connect the REGC pin to VSS via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.



## 1.5.3 25-pin products



**(5) During communication at same potential (simplified I<sup>2</sup>C mode) (2/2)****(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                     | Symbol              | Conditions  | HS (high-speed main) Mode            |      | LS (low-speed main) Mode             |      | LV (low-voltage main) Mode           |      | Unit |
|-------------------------------|---------------------|---|--------------------------------------|------|--------------------------------------|------|--------------------------------------|------|------|
|                               |                     |   | MIN.                                 | MAX. | MIN.                                 | MAX. | MIN.                                 | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 1/f <sub>MCK</sub><br>+ 85<br>Note2  |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 0                                    | 305  | 0                                    | 305  | 0                                    | 305  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 0                                    | 355  | 0                                    | 355  | 0                                    | 355  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 0                                    | 405  | 0                                    | 405  | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter     | Symbol | Conditions |  | HS (high-speed main) Mode |      | LS (low-speed main) Mode            |      | LV (low-voltage main) Mode        |      | Unit                              |      |
|---------------|--------|------------|--|---------------------------|------|-------------------------------------|------|-----------------------------------|------|-----------------------------------|------|
|               |        |            |  | MIN.                      | MAX. | MIN.                                | MAX. | MIN.                              | MAX. |                                   |      |
| Transfer rate |        | Reception  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V |                           |      | f <sub>MCK</sub> /6<br>Note 1       |      | f <sub>MCK</sub> /6<br>Note 1     |      | f <sub>MCK</sub> /6<br>Note 1     | bps  |
|               |        |            |  |                           |      | 5.3                                 |      | 1.3                               |      | 0.6                               | Mbps |
|               |        |            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V |                           |      | f <sub>MCK</sub> /6<br>Note 1       |      | f <sub>MCK</sub> /6<br>Note 1     |      | f <sub>MCK</sub> /6<br>Note 1     | bps  |
|               |        |            |  |                           |      | 5.3                                 |      | 1.3                               |      | 0.6                               | Mbps |
|               |        |            | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V |                           |      | f <sub>MCK</sub> /6<br>Notes 1 to 3 |      | f <sub>MCK</sub> /6<br>Notes 1, 2 |      | f <sub>MCK</sub> /6<br>Notes 1, 2 | bps  |
|               |        |            |  |                           |      | 5.3                                 |      | 1.3                               |      | 0.6                               | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.**2.** Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.**3.** The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>.2.4 V ≤ EV<sub>DD0</sub> < 2.7 V : MAX. 2.6 Mbps1.8 V ≤ EV<sub>DD0</sub> < 2.4 V : MAX. 1.3 Mbps**4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V)

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remarks 1.** V<sub>b</sub>[V]: Communication line voltage**2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)**3.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**  
**(3/3)**

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter  | Symbol            | Conditions  | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|--|-------------------|---|---------------------------|------|--------------------------|------|----------------------------|------|------|
|  |                   |   | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↓) <sup>Note 1</sup>           | t <sub>SIK1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 44                        |      | 110                      |      | 110                        |      | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 44                        |      | 110                      |      | 110                        |      | ns   |
|  |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 110                       |      | 110                      |      | 110                        |      | ns   |
| Slp hold time<br>(from SCKp↓) <sup>Note 1</sup>          | t <sub>KSH1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|  |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 19                        |      | 19                       |      | 19                         |      | ns   |
| Delay time from SCKp↑<br>to SOp output <sup>Note 1</sup> | t <sub>KSO1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    |                           | 25   |                          | 25   |                            | 25   | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    |                           | 25   |                          | 25   |                            | 25   | ns   |
|  |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                           | 25   |                          | 25   |                            | 25   | ns   |

- Notes**
1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


**(3) I<sup>2</sup>C fast mode plus**(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                       | Symbol              | Conditions                                   |                                   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|---|---------------------|--|-----------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|   |                     |  |                                   | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode plus:<br>f <sub>CLK</sub> ≥ 10 MHz | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 1000 | —                        | —    | —                          | —    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "L"                      | t <sub>LOW</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.5                       |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "H"                      | t <sub>HIGH</sub>   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 50                        |      | —                        | —    | —                          | —    | μs   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0                         | 0.45 | —                        | —    | —                          | —    | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V            |                                   | 0.5                       |      | —                        | —    | —                          | —    | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.<R> 2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ**I<sup>2</sup>C serial transfer timing****Remark** n = 0, 1

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ ) (2/5)**

| Items   | Symbol                  | Conditions  | MIN.   | TYP. | MAX.                   | Unit |
|---|-------------------------|---|--|------|------------------------|------|
| Output current,<br>$\text{I}_{\text{OL}}$ <sup>Note 1</sup> | $\text{I}_{\text{OL1}}$ | Per pin for P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106,<br>P110 to P117, P120, P125 to P127,<br>P130, P140 to P147 |  |      | 8.5 <sup>Note 2</sup>  | mA   |
|   |                         | Per pin for P60 to P63  |  |      | 15.0 <sup>Note 2</sup> | mA   |
|   |                         | Total of P00 to P04, P07, P32 to<br>P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to P145<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   | $4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|   |                         |   | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    |      | 15.0                   | mA   |
|   |                         |   | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 2.7\text{ V}$    |      | 9.0                    | mA   |
|   |                         | Total of P05, P06, P10 to P17, P30,<br>P31, P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100, P101, P110 to P117, P146,<br>P147<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )       | $4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |      | 40.0                   | mA   |
|   |                         |   | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$    |      | 35.0                   | mA   |
|   |                         |   | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 2.7\text{ V}$    |      | 20.0                   | mA   |
|   |                         | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   |  |      | 80.0                   | mA   |
|   | $\text{I}_{\text{OL2}}$ | Per pin for P20 to P27, P150 to P156  |  |      | 0.4 <sup>Note 2</sup>  | mA   |
|   |                         | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   | $2.4\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$   |      | 5.0                    | mA   |

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from an output pin to the  $\text{EV}_{\text{SS0}}$ ,  $\text{EV}_{\text{SS1}}$  and  $\text{V}_{\text{SS}}$  pin.
  - Do not exceed the total current value.
  - Specification under conditions where the duty factor  $\leq 70\%$ .  
The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to  $n\%$ ).
    - Total output current of pins =  $(\text{I}_{\text{OL}} \times 0.7)/(n \times 0.01)$   
 <Example> Where  $n = 80\%$  and  $\text{I}_{\text{OL}} = 10.0\text{ mA}$   
 Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7\text{ mA}$   
 However, the current that is allowed to flow into one pin does not vary depending on the duty factor.  
 A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA =  $-40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ ) (2/2)

| Parameter                | Symbol                             | Conditions                  |  |   |   | MIN.                 | TYP.  | MAX. | Unit  |    |
|--------------------------|------------------------------------|-----------------------------|--|---|---|----------------------|-------|------|-------|----|
| Supply current<br>Note 1 | I <sub>DD2</sub><br>Note 2         | HALT mode                   | HS (high-speed main) mode<br>Note 7  | f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V   |                      | 0.62  | 3.40 | mA    |    |
|                          |                                    |                             |  |   | V <sub>DD</sub> = 3.0 V   |                      | 0.62  | 3.40 | mA    |    |
|                          |                                    |                             |  | f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V   |                      | 0.50  | 2.70 | mA    |    |
|                          |                                    |                             |  |   | V <sub>DD</sub> = 3.0 V   |                      | 0.50  | 2.70 | mA    |    |
|                          |                                    |                             |  | f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V   |                      | 0.44  | 1.90 | mA    |    |
|                          |                                    |                             |  |   | V <sub>DD</sub> = 3.0 V   |                      | 0.44  | 1.90 | mA    |    |
|                          |                                    |                             |  | HS (high-speed main) mode<br>Note 7                                       | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V | Square wave input    |       | 0.31 | 2.10  | mA |
|                          |                                    |                             |  |   |   | Resonator connection |       | 0.48 | 2.20  | mA |
|                          |                                    |                             |  |   | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V | Square wave input    |       | 0.31 | 2.10  | mA |
|                          |                                    |                             |  |   |   | Resonator connection |       | 0.48 | 2.20  | mA |
|                          |                                    |                             | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V    |   | Square wave input   |                      | 0.21  | 1.10 | mA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.28  | 1.20 | mA    |    |
|                          |                                    |                             | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V    |   | Square wave input   |                      | 0.21  | 1.10 | mA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.28  | 1.20 | mA    |    |
|                          |                                    |                             | Subsystem clock operation  | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = −40°C | Square wave input   |                      | 0.28  | 0.61 | μA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.47  | 0.80 | μA    |    |
|                          |                                    |                             |  | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +25°C | Square wave input   |                      | 0.34  | 0.61 | μA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.53  | 0.80 | μA    |    |
|                          |                                    |                             |  | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +50°C | Square wave input   |                      | 0.41  | 2.30 | μA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.60  | 2.49 | μA    |    |
|                          |                                    |                             |  | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +70°C | Square wave input   |                      | 0.64  | 4.03 | μA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 0.83  | 4.22 | μA    |    |
|                          |                                    |                             |  | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +85°C | Square wave input   |                      | 1.09  | 8.04 | μA    |    |
|                          |                                    |                             |  |   | Resonator connection  |                      | 1.28  | 8.23 | μA    |    |
|                          |                                    |                             | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +105°C | Square wave input   |   | 5.50                 | 41.00 | μA   |       |    |
|                          |                                    |                             |  | Resonator connection  |   | 5.50                 | 41.00 | μA   |       |    |
|                          | I <sub>DD3</sub> <sup>Note 6</sup> | STOP mode <sup>Note 8</sup> | T <sub>A</sub> = −40°C   |   |   |                      |       | 0.19 | 0.52  | μA |
|                          |                                    |                             | T <sub>A</sub> = +25°C   |   |   |                      |       | 0.25 | 0.52  | μA |
|                          |                                    |                             | T <sub>A</sub> = +50°C   |   |   |                      |       | 0.32 | 2.21  | μA |
|                          |                                    |                             | T <sub>A</sub> = +70°C   |   |   |                      |       | 0.55 | 3.94  | μA |
|                          |                                    |                             | T <sub>A</sub> = +85°C   |   |   |                      |       | 1.00 | 7.95  | μA |
|                          |                                    |                             | T <sub>A</sub> = +105°C  |   |   |                      |       | 5.00 | 40.00 | μA |

(Notes and Remarks are listed on the next page.)

**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
|---------------|--------|------------|--|---------------------------|--|------|
|               |        |            |  | MIN.                      | MAX.                                     |      |
| Transfer rate |        | Reception  | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ |                           | $f_{\text{MCK}}/12$ <sup>Note 1</sup>    | bps  |
|               |        |            | $2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$             |                           | 2.6                                      | Mbps |
|               |        |            |  |                           |  |      |
|               |        |            | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$    |                           | $f_{\text{MCK}}/12$ <sup>Note 1</sup>    | bps  |
|               |        |            | $2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$             |                           | 2.6                                      | Mbps |
|               |        |            |  |                           |  |      |
|               |        |            | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$    |                           | $f_{\text{MCK}}/12$ <sup>Notes 1,2</sup> | bps  |
|               |        |            | $1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$             |                           | 2.6                                      | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

- 2.** The following conditions are required for low voltage interface when  $\text{EV}_{\text{DD}0} < \text{V}_{\text{DD}}$ .  
 $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 2.7\text{ V}$  : MAX. 1.3 Mbps

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

**Remarks 1.**  $\text{V}_b[\text{V}]$ : Communication line voltage

- 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

- 3.**  $f_{\text{MCK}}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

- 4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (1/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter                 | Symbol     | Conditions  | HS (high-speed main) Mode |                       | Unit |
|---------------------------|------------|---|---------------------------|-----------------------|------|
|                           |            |   | MIN.                      | MAX.                  |      |
| SCLr clock frequency      | $f_{SCL}$  | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  |                           | 400 <sup>Note 1</sup> | kHz  |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     |                           | 400 <sup>Note 1</sup> | kHz  |
|                           |            | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ |                           | 100 <sup>Note 1</sup> | kHz  |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                           | 100 <sup>Note 1</sup> | kHz  |
|                           |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                           | 100 <sup>Note 1</sup> | kHz  |
| Hold time when SCLr = "L" | $t_{LOW}$  | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 1200                      |                       | ns   |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 1200                      |                       | ns   |
|                           |            | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 4600                      |                       | ns   |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 4600                      |                       | ns   |
|                           |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 4650                      |                       | ns   |
| Hold time when SCLr = "H" | $t_{HIGH}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 620                       |                       | ns   |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 500                       |                       | ns   |
|                           |            | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 2700                      |                       | ns   |
|                           |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 2400                      |                       | ns   |
|                           |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 1830                      |                       | ns   |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions   | HS (high-speed main) Mode                         |      | Unit |
|-------------------------------|---------------------|--|---|------|------|
|                               |                     |  | MIN.  | MAX. |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | $1/f_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | $1/f_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | $1/f_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | $1/f_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $1/f_{\text{MCK}} + 570$<br><small>Note 2</small> |      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 0   | 770  | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 0   | 770  | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 0   | 1420 | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 0   | 1420 | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 0   | 1215 | ns   |


**Notes** 1. The value must also be equal to or less than  $f_{\text{MCK}}/4$ .2. Set the  $f_{\text{MCK}}$  value to keep the hold time of  $\text{SCLr} = \text{"L"}$  and  $\text{SCLr} = \text{"H"}$ .

**Caution** Select the TTL input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SDAr}$  pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SCLr}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,  
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA  
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,  
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA  
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,  
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA  
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,  
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA  
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,  
 R5F100GHGNA, R5F100GJGNA


| JEITA Package code | RENESAS code | Previous code             | MASS(TYP.)[g] |
|--------------------|--------------|---------------------------|---------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PJN-A<br>P48K8-50-5B4-6 | 0.13          |



©2013 Renesas Electronics Corporation. All rights reserved.

R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG,  
 R5F100LJABG  
 R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG,  
 R5F101LJABG  
 R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG,  
 R5F100LJGBG


| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-VFBGA64-4x4-0.40 | PVBG0064LA-A | P64F1-40-AA2-2 | 0.03            |




## 4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB  
 R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB  
 R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB  
 R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB

| JEITA Package Code    | RENESAS Code | Previous Code   | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP128-14x20-0.50 | PLQP0128KD-A | P128GF-50-GBP-1 | 0.92            |



detail of lead end



(UNIT:mm)

| ITEM | DIMENSIONS                                |
|------|---|
| D    | 20.00±0.20                                |
| E    | 14.00±0.20                                |
| HD   | 22.00±0.20                                |
| HE   | 16.00±0.20                                |
| A    | 1.60 MAX.                                 |
| A1   | 0.10±0.05                                 |
| A2   | 1.40±0.05                                 |
| A3   | 0.25                                      |
| b    | 0.22±0.05                                 |
| c    | 0.145 <sup>+0.055</sup> <sub>-0.045</sub> |
| L    | 0.50                                      |
| Lp   | 0.60±0.15                                 |
| L1   | 1.00±0.20                                 |
| θ    | 3° <sup>+5°</sup> <sub>-3°</sub>          |
| e    | 0.50                                      |
| x    | 0.08                                      |
| y    | 0.08                                      |
| ZD   | 0.75                                      |
| ZE   | 0.75                                      |

|                         |                            |
|-------------------------|----------------------------|
| <b>Revision History</b> | <b>RL78/G13 Data Sheet</b> |
|-------------------------|----------------------------|

| Rev. | Date         | Description |  |
|------|--------------|-------------|--|
|      |              | Page        | Summary  |
| 1.00 | Feb 29, 2012 | -           | First Edition issued   |
| 2.00 | Oct 12, 2012 | 7           | Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.  |
|      |              | 25          | 1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.   |
|      |              | 40, 42, 44  | 1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected. |
|      |              | 41, 43, 45  | 1.6 Outline of Functions: Lists of Descriptions changed.   |
|      |              | 59, 63, 67  | Descriptions of Note 8 in a table corrected.   |
|      |              | 68          | (4) Common to RL78/G13 all products: Descriptions of Notes corrected.  |
|      |              | 69          | 2.4 AC Characteristics: Symbol of external system clock frequency corrected.   |
|      |              | 96 to 98    | 2.6.1 A/D converter characteristics: Notes of overall error corrected.   |
|      |              | 100         | 2.6.2 Temperature sensor characteristics: Parameter name corrected.  |
|      |              | 104         | 2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.  |
|      |              | 116         | 3.10 52-pin products: Package drawings of 52-pin products corrected.   |
|      |              | 120         | 3.12 80-pin products: Package drawings of 80-pin products corrected.   |
| 3.00 | Aug 02, 2013 | 1           | Modification of 1.1 Features   |
|      |              | 3           | Modification of 1.2 List of Part Numbers   |
|      |              | 4 to 15     | Modification of Table 1-1. List of Ordering Part Numbers, note, and caution  |
|      |              | 16 to 32    | Modification of package type in 1.3.1 to 1.3.14  |
|      |              | 33          | Modification of description in 1.4 Pin Identification  |
|      |              | 48, 50, 52  | Modification of caution, table, and note in 1.6 Outline of Functions   |
|      |              | 55          | Modification of description in table of Absolute Maximum Ratings ( $T_A = 25^{\circ}\text{C}$ )                                  |
|      |              | 57          | Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics                                     |
|      |              | 57          | Modification of table in 2.2.2 On-chip oscillator characteristics  |
|      |              | 58          | Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics   |
|      |              | 59          | Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics   |
|      |              | 63          | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products  |
|      |              | 64          | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products  |
|      |              | 65          | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products  |
|      |              | 66          | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products  |
|      |              | 68          | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products  |
|      |              | 70          | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products                                      |
|      |              | 72          | Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products   |
|      |              | 74          | Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products                                     |
|      |              | 75          | Modification of (4) Peripheral Functions (Common to all products)  |
|      |              | 77          | Modification of table in 2.4 AC Characteristics  |
|      |              | 78, 79      | Addition of Minimum Instruction Execution Time during Main System Clock Operation  |
|      |              | 80          | Modification of figures of AC Timing Test Points and External System Clock Timing  |

| Rev. | Date         | Description |  |
|------|--------------|-------------|--|
|      |              | Page        | Summary  |
| 3.00 | Aug 02, 2013 | 81          | Modification of figure of AC Timing Test Points  |
|      |              | 81          | Modification of description and note 3 in (1) During communication at same potential (UART mode)   |
|      |              | 83          | Modification of description in (2) During communication at same potential (CSI mode)   |
|      |              | 84          | Modification of description in (3) During communication at same potential (CSI mode)   |
|      |              | 85          | Modification of description in (4) During communication at same potential (CSI mode) (1/2)   |
|      |              | 86          | Modification of description in (4) During communication at same potential (CSI mode) (2/2)   |
|      |              | 88          | Modification of table in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (1/2)   |
|      |              | 89          | Modification of table and caution in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)                             |
|      |              | 91          | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)                            |
|      |              | 92, 93      | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                             |
|      |              | 94          | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)                                     |
|      |              | 95          | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2)  |
|      |              | 96          | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2)  |
|      |              | 97          | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)   |
|      |              | 98          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)                          |
|      |              | 99          | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                          |
|      |              | 100         | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)                                     |
|      |              | 102         | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)   |
|      |              | 103         | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)                                   |
|      |              | 106         | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)                      |
|      |              | 107         | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2) |
|      |              | 109         | Addition of (1) I <sup>2</sup> C standard mode   |
|      |              | 111         | Addition of (2) I <sup>2</sup> C fast mode   |
|      |              | 112         | Addition of (3) I <sup>2</sup> C fast mode plus  |
|      |              | 112         | Modification of IICA serial transfer timing  |
|      |              | 113         | Addition of table in 2.6.1 A/D converter characteristics   |
|      |              | 113         | Modification of description in 2.6.1 (1)   |
|      |              | 114         | Modification of notes 3 to 5 in 2.6.1 (1)  |
|      |              | 115         | Modification of description and notes 2, 4, and 5 in 2.6.1 (2)   |
|      |              | 116         | Modification of description and notes 3 and 4 in 2.6.1 (3)   |
|      |              | 117         | Modification of description and notes 3 and 4 in 2.6.1 (4)   |

| Rev. | Date         | Description |  |
|------|--------------|-------------|--|
|      |              | Page        | Summary  |
| 3.00 | Aug 02, 2013 | 118         | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics   |
|      |              | 118         | Modification of table and note in 2.6.3 POR circuit characteristics  |
|      |              | 119         | Modification of table in 2.6.4 LVD circuit characteristics   |
|      |              | 120         | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode   |
|      |              | 120         | Renamed to 2.6.5 Power supply voltage rising slope characteristics   |
|      |              | 122         | Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes  |
|      |              | 123         | Modification of caution 1 and description  |
|      |              | 124         | Modification of table and remark 3 in Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )  |
|      |              | 126         | Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics   |
|      |              | 126         | Modification of table in 3.2.2 On-chip oscillator characteristics  |
|      |              | 127         | Modification of note 3 in 3.3.1 Pin characteristics (1/5)  |
|      |              | 128         | Modification of note 3 in 3.3.1 Pin characteristics (2/5)  |
|      |              | 133         | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)  |
|      |              | 135         | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2)  |
|      |              | 137         | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2)  |
|      |              | 139         | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)  |
|      |              | 140         | Modification of (3) Peripheral Functions (Common to all products)  |
|      |              | 142         | Modification of table in 3.4 AC Characteristics  |
|      |              | 143         | Addition of Minimum Instruction Execution Time during Main System Clock Operation  |
|      |              | 143         | Modification of figure of AC Timing Test Points  |
|      |              | 143         | Modification of figure of External System Clock Timing   |
|      |              | 145         | Modification of figure of AC Timing Test Points  |
|      |              | 145         | Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)   |
|      |              | 146         | Modification of description in (2) During communication at same potential (CSI mode)   |
|      |              | 147         | Modification of description in (3) During communication at same potential (CSI mode)   |
|      |              | 149         | Modification of table, note 1, and caution in (4) During communication at same potential (simplified I <sup>2</sup> C mode)                        |
|      |              | 151         | Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)                       |
|      |              | 152 to 154  | Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
|      |              | 155         | Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)   |
|      |              | 156         | Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)                                 |
|      |              | 157, 158    | Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)               |
|      |              | 160, 161    | Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)                                       |

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
  6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
  10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
  11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

#### California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A.  
Tel: +1-408-919-2500, Fax: +1-408-988-0279

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02, Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141