

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 110   |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 20K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 26x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 128-LQFP  |
| Supplier Device Package    | 128-LFQFP (14x20)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100sjafb-v0 |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Table 1-1. List of Ordering Part Numbers

|           |   |                |                          | (10/12)   |
|-----------|---|----------------|--------------------------|---|
| Pin count | Package   | Data flash     | Fields of<br>Application | Ordering Part Number  |
| 80 pins   | 80-pin plastic LQFP<br>(14 × 14 mm, 0.65<br>mm pitch) | Mounted        | A                        | R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0,<br>R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0<br>R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0,<br>R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0<br>R5F100MFDFA#V0, R5F100MGDFA#V0, R5F100MHDFA#V0, |
|           |   |                |                          | R5F100MJDFA#V0, R5F100MKDFA#V0, R5F100MLDFA#V0<br>R5F100MFDFA#X0, R5F100MGDFA#X0, R5F100MHDFA#X0,<br>R5F100MJDFA#X0, R5F100MKDFA#X0, R5F100MLDFA#X0   |
|           |   |                | G                        | R5F100MFGFA#V0, R5F100MGGFA#V0, R5F100MHGFA#V0,<br>R5F100MJGFA#V0<br>R5F100MFGFA#X0, R5F100MGGFA#X0, R5F100MHGFA#X0,<br>R5F100MJGFA#X0  |
|           |   | Not<br>mounted | A                        | R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0,<br>R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0<br>R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0,<br>R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0  |
|           |   |                | D                        | R5F101MFDFA#V0, R5F101MGDFA#V0, R5F101MHDFA#V0,<br>R5F101MJDFA#V0, R5F101MKDFA#V0, R5F101MLDFA#V0<br>R5F101MFDFA#X0, R5F101MGDFA#X0, R5F101MHDFA#X0,<br>R5F101MJDFA#X0, R5F101MKDFA#X0, R5F101MLDFA#X0  |
|           | 80-pin plastic<br>LFQFP (12 × 12<br>mm, 0.5 mm pitch) | Mounted        | A                        | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0,<br>R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0<br>R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0,<br>R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0  |
|           |   |                | D                        | R5F100MFDFB#V0, R5F100MGDFB#V0, R5F100MHDFB#V0,<br>R5F100MJDFB#V0, R5F100MKDFB#V0, R5F100MLDFB#V0<br>R5F100MFDFB#X0, R5F100MGDFB#X0, R5F100MHDFB#X0,<br>R5F100MJDFB#X0, R5F100MKDFB#X0, R5F100MLDFB#X0  |
|           |   |                | G                        | R5F100MFGFB#V0, R5F100MGGFB#V0, R5F100MHGFB#V0,<br>R5F100MJGFB#V0<br>R5F100MFGFB#X0, R5F100MGGFB#X0, R5F100MHGFB#X0,<br>R5F100MJGFB#X0  |
|           |   | Not<br>mounted | A                        | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0,<br>R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0<br>R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0,<br>R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0  |
|           |   |                | D                        | R5F101MFDFB#V0, R5F101MGDFB#V0, R5F101MHDFB#V0,<br>R5F101MJDFB#V0, R5F101MKDFB#V0, R5F101MLDFB#V0<br>R5F101MFDFB#X0, R5F101MGDFB#X0, R5F101MHDFB#X0,<br>R5F101MJDFB#X0, R5F101MKDFB#X0, R5F101MLDFB#X0  |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Bottom View

• 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



| Pin No. | Name                              | Pin No. | Name                            | Pin No. | Name  | Pin No. | Name                |
|---------|-----------------------------------|---------|---------------------------------|---------|---|---------|---------------------|
| A1      | P05/TI05/TO05                     | C1      | P51/INTP2/SO11                  | E1      | P13/TxD2/SO20/<br>(SDAA0)/(TI04)/(TO04)             | G1      | P146                |
| A2      | P30/INTP3/RTC1HZ<br>/SCK11/SCL11  | C2      | P71/KR1/SI21/SDA21              | E2      | P14/RxD2/SI20/SDA20<br>/(SCLA0)/(TI03)/(TO03)       | G2      | P25/ANI5            |
| A3      | P70/KR0/SCK21<br>/SCL21           | СЗ      | P74/KR4/INTP8/SI01<br>/SDA01    | E3      | P15/SCK20/SCL20/<br>(TI02)/(TO02)                   | G3      | P24/ANI4            |
| A4      | P75/KR5/INTP9<br>/SCK01/SCL01     | C4      | P52/(INTP10)                    | E4      | P16/TI01/TO01/INTP5<br>/(SI00)/(RxD0)               | G4      | P22/ANI2            |
| A5      | P77/KR7/INTP11/<br>(TxD2)         | C5      | P53/(INTP11)                    | E5      | P03/ANI16/SI10/RxD1<br>/SDA10                       | G5      | P130                |
| A6      | P61/SDAA0                         | C6      | P63                             | E6      | P41/TI07/TO07                                       | G6      | P02/ANI17/SO10/TxD1 |
| A7      | P60/SCLA0                         | C7      | Vss                             | E7      | RESET   | G7      | P00/TI00            |
| A8      | EVDD0                             | C8      | P121/X1                         | E8      | P137/INTP0  | G8      | P124/XT2/EXCLKS     |
| B1      | P50/INTP1/SI11<br>/SDA11          | D1      | P55/(PCLBUZ1)/<br>(SCK00)       | F1      | P10/SCK00/SCL00/<br>(TI07)/(TO07)                   | H1      | P147/ANI18          |
| B2      | P72/KR2/SO21                      | D2      | P06/TI06/TO06                   | F2      | P11/SI00/RxD0<br>/TOOLRxD/SDA00/<br>(TI06)/(TO06)   | H2      | P27/ANI7            |
| В3      | P73/KR3/SO01                      | D3      | P17/TI02/TO02/<br>(SO00)/(TxD0) | F3      | P12/SO00/TxD0<br>/TOOLTxD/(INTP5)/<br>(TI05)/(TO05) | H3      | P26/ANI6            |
| B4      | P76/KR6/INTP10/<br>(RxD2)         | D4      | P54                             | F4      | P21/ANI1/AVREFM                                     | H4      | P23/ANI3            |
| B5      | P31/TI03/TO03<br>/INTP4/(PCLBUZ0) | D5      | P42/TI04/TO04                   | F5      | P04/SCK10/SCL10                                     | H5      | P20/ANI0/AVREFP     |
| B6      | P62                               | D6      | P40/TOOL0                       | F6      | P43   | H6      | P141/PCLBUZ1/INTP7  |
| B7      | Vdd                               | D7      | REGC                            | F7      | P01/TO00  | H7      | P140/PCLBUZ0/INTP6  |
| B8      | EVsso                             | D8      | P122/X2/EXCLK                   | F8      | P123/XT1  | H8      | P120/ANI19          |

Cautions 1. Make EVsso pin the same potential as Vss pin.


- 2. Make VDD pin the potential that is higher than EVDD0 pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



## 1.5.5 32-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



| Parameter            | Symbols |                              | Conditions  | Ratings     | Unit |  |
|----------------------|---------|------------------------------|---|-------------|------|--|
| Output current, high | Юн1     | Per pin                      | P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47,<br>P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106,<br>P110 to P117, P120,<br>P125 to P127, P130, P140 to<br>P147 | -40         | mA   |  |
|                      |         | Total of all pins<br>–170 mA | P00 to P04, P07, P32 to P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to<br>P145  | -70         | mA   |  |
|                      |         |                              | P05, P06, P10 to P17, P30, P31,<br>P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87,<br>P90 to P97, P100, P101,<br>P110 to P117, P146, P147  | -100        | mA   |  |
|                      | Іон2    | Per pin                      | P20 to P27, P150 to P156  | -0.5        | mA   |  |
|                      |         | Total of all pins            |   | -2          | mA   |  |
| Output current, low  | Iol1    | Per pin                      | P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47,<br>P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106,<br>P110 to P117, P120,<br>P125 to P127, P130, P140 to<br>P147 | 40          | mA   |  |
|                      |         | Total of all pins<br>170 mA  | P00 to P04, P07, P32 to P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to<br>P145  | 70          | mA   |  |
|                      |         |                              | P05, P06, P10 to P17, P30, P31,<br>P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87,<br>P90 to P97, P100, P101,<br>P110 to P117, P146, P147  | 100         | mA   |  |
|                      | IOL2    | Per pin                      | P20 to P27, P150 to P156  | 1           | mA   |  |
|                      |         | Total of all pins            |   | 5           | mA   |  |
| Operating ambient    | TA      | In normal operati            | on mode   | -40 to +85  | °C   |  |
| temperature          |         | In flash memory              | programming mode  |             |      |  |
| Storage temperature  | Tstg    |                              |   | -65 to +150 | °C   |  |

# Absolute Maximum Ratings (TA = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



# 2.3 DC Characteristics

## 2.3.1 Pin characteristics

| Items                                     | Symbol | Conditions  |   | MIN. | TYP. | MAX.                   | Unit |
|---|--------|---|---|------|------|------------------------|------|
| Output current,<br>high <sup>Note 1</sup> | Іон1   | Per pin for P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47, P50 to P57, P64<br>to P67, P70 to P77, P80 to P87, P90 to<br>P97, P100 to P106,<br>P110 to P117, P120, P125 to P127,<br>P130, P140 to P147 | $1.6~V \leq EV_{DD0} \leq 5.5~V$        |      |      | -10.0<br>Note 2        | mA   |
|   |        | Total of P00 to P04, P07, P32 to P37,   | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ |      |      | -55.0                  | mA   |
|   |        | P125 to P127, P130, P140 to P145 (When duty $\leq 70\%^{\text{Note 3}}$ )   | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$    |      |      | -10.0                  | mA   |
|   |        |   | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$    |      |      | -5.0                   | mA   |
|   |        |   | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$    |      |      | -2.5                   | mA   |
|   |        | P117, P146, P147  |   |      |      | -80.0                  | mA   |
|   |        |   | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$    |      |      | -19.0                  | mA   |
|   |        |   | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$    |      |      | -10.0                  | mA   |
|   |        |   | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$    |      |      | -5.0                   | mA   |
|   |        | Total of all pins (When duty $\leq 70\%$ <sup>Note 3</sup> )  | $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ |      |      | -135.0<br>Note 4       | mA   |
|   | Іон2   | Per pin for P20 to P27, P150 to P156  | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$   |      |      | -0.1 <sup>Note 2</sup> | mA   |
|   |        | Total of all pins (When duty $\leq 70\%$ <sup>Note 3</sup> )  | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$   |      |      | -1.5                   | mA   |

**Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV<sub>DD0</sub>, EV<sub>DD1</sub>, V<sub>DD</sub> pins to an output pin.

- 2. However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- **4.** The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA.
- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| Items                  | Symbol | Conditions   |   | MIN.     | TYP.   | MAX.                 | Unit |
|------------------------|--------|--|---|----------|--------|----------------------|------|
| Input voltage,<br>high | VIH1   | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 |   | 0.8EVDD0 |        | EVDDO                | V    |
|                        | VIH2   | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,  | TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 2.2      |        | EVDDO                | V    |
|                        |        | P80, P81, P142, P143   | TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$    | 2.0      |        | EVDDO                | V    |
|                        |        |  | TTL input buffer $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$    | 1.5      |        | EVDDO                | V    |
|                        | VIH3   | P20 to P27, P150 to P156   | 0.7V <sub>DD</sub>  |          | VDD    | V                    |      |
|                        | VIH4   | P60 to P63   | 0.7EVDD0  |          | 6.0    | V                    |      |
|                        | VIH5   | P121 to P124, P137, EXCLK, EXCL  | 0.8Vdd  |          | VDD    | V                    |      |
| Input voltage,<br>low  | VIL1   | P00 to P07, P10 to P17, P30 to P37,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P90 to P97,<br>P100 to P106, P110 to P117, P120,<br>P125 to P127, P140 to P147 |   | 0        |        | 0.2EV <sub>DD0</sub> | V    |
|                        | VIL2   | P01, P03, P04, P10, P11,<br>P13 to P17, P43, P44, P53 to P55,  | TTL input buffer<br>4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V                 | 0        |        | 0.8                  | V    |
|                        |        | P80, P81, P142, P143   | TTL input buffer<br>3.3 V $\leq$ EV <sub>DD0</sub> $<$ 4.0 V                    | 0        |        | 0.5                  | V    |
|                        |        |  | TTL input buffer<br>1.6 V ≤ EV <sub>DD0</sub> < 3.3 V                           | 0        |        | 0.32                 | V    |
|                        | VIL3   | P20 to P27, P150 to P156   | 0   |          | 0.3Vdd | V                    |      |
|                        | VIL4   | P60 to P63   |   | 0        |        | 0.3EVDD0             | V    |
|                        | VIL5   | P121 to P124, P137, EXCLK, EXCL  | KS, RESET   | 0        |        | 0.2VDD               | V    |

- Caution The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| Items                   | Symbol       | Conditions  | MIN.  | TYP.                       | MAX. | Unit |   |
|-------------------------|--------------|---|---|----------------------------|------|------|---|
| Output voltage,<br>high | Vон1         | P00 to P07, P10 to P17, P30 to<br>P37, P40 to P47, P50 to P57, P64  | 4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V,<br>I <sub>OH1</sub> = -10.0 mA   | EV <sub>DD0</sub> -<br>1.5 |      |      | V |
|                         |              | to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106, P110 to  | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$  | EV <sub>DD0</sub> - 0.7    |      |      | V |
|                         |              | P117, P120, P125 to P127, P130,<br>P140 to P147   | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$  | EV <sub>DD0</sub> - 0.6    |      |      | V |
|                         |              |   | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$  | EV <sub>DD0</sub> - 0.5    |      |      | V |
|                         |              |   | $eq:logical_lo$ | EV <sub>DD0</sub> -<br>0.5 |      |      | V |
|                         | <b>V</b> он2 | P20 to P27, P150 to P156  | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$<br>Ioh2 = -100 $\mu$ A  | V <sub>DD</sub> - 0.5      |      |      | V |
| Output voltage,<br>low  | Vol1         | P00 to P07, P10 to P17, P30 to<br>P37, P40 to P47, P50 to P57, P64<br>to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106, P110 to<br>P117, P120, P125 to P127, P130,<br>P140 to P147 | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array}$   |                            |      | 1.3  | V |
|                         |              |   | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$   |                            |      | 0.7  | V |
|                         |              |   | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$   |                            |      | 0.6  | V |
|                         |              |   | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$   |                            |      | 0.4  | V |
|                         |              |   | $eq:local_$ |                            |      | 0.4  | V |
|                         |              |   | $eq:local_$ |                            |      | 0.4  | V |
|                         | Vol2         | P20 to P27, P150 to P156  | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$<br>$\text{Iol2} = 400 \ \mu \text{ A}$  |                            |      | 0.4  | V |
|                         | Vol3         | P60 to P63  | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ \text{mA} \end{array}$  |                            |      | 2.0  | V |
|                         |              |   | $\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$   |                            |      | 0.4  | V |
|                         |              |   | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$  |                            |      | 0.4  | V |
|                         |              |   | $\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$  |                            |      | 0.4  | V |
|                         |              |   | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$<br>lol3 = 1.0 mA  |                            |      | 0.4  | V |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



# (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

# $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}) (1/2)$

| Parameter                           | Symbol |           |   | Conditions                                       | -                 |                         | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|--------|-----------|---|--|-------------------|-------------------------|------|------|------|------|
| Supply<br>current <sup>Note 1</sup> | DD1    | Operating |   | $f_{IH} = 32 \text{ MHz}^{Note 3}$               | Basic             | V <sub>DD</sub> = 5.0 V |      | 2.6  |      | mA   |
|                                     |        | mode      | speed main)<br>mode <sup>Note 5</sup>             |  | operation         | $V_{DD} = 3.0 V$        |      | 2.6  |      | mA   |
|                                     |        |           |   |  | Normal            | $V_{DD} = 5.0 V$        |      | 6.1  | 9.5  | mA   |
|                                     |        |           |   |  | operation         | $V_{DD} = 3.0 V$        |      | 6.1  | 9.5  | mA   |
|                                     |        |           |   | $f_{IH} = 24 \text{ MHz}^{Note 3}$               | Normal            | $V_{DD} = 5.0 V$        |      | 4.8  | 7.4  | mA   |
|                                     |        |           |   |  | operation         | $V_{DD} = 3.0 V$        |      | 4.8  | 7.4  | mA   |
|                                     |        |           |   | $f_{IH} = 16 \ MHz^{Note \ 3}$                   | Normal            | $V_{DD} = 5.0 V$        |      | 3.5  | 5.3  | mA   |
|                                     |        |           |   |  | operation         | V <sub>DD</sub> = 3.0 V |      | 3.5  | 5.3  | mA   |
|                                     |        |           | LS (low-  | $f_{IH} = 8 \text{ MHz}^{Note 3}$                | Normal            | $V_{DD} = 3.0 V$        |      | 1.5  | 2.3  | mA   |
|                                     |        |           | speed main)<br>mode <sup>Note 5</sup>             |  | operation         | $V_{DD} = 2.0 V$        |      | 1.5  | 2.3  | mA   |
|                                     |        |           | LV (low-  | $f_{IH} = 4 \text{ MHz}^{Note 3}$                | Normal            | V <sub>DD</sub> = 3.0 V |      | 1.5  | 2.0  | mA   |
|                                     |        |           | voltage<br>main) mode                             |  | operation         | V <sub>DD</sub> = 2.0 V |      | 1.5  | 2.0  | mA   |
|                                     |        |           | HS (high-   | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,     | Normal            | Square wave input       |      | 3.9  | 6.1  | mA   |
|                                     |        |           | speed main)<br>mode <sup>Note 5</sup>             | V <sub>DD</sub> = 5.0 V                          | operation         | Resonator<br>connection |      | 4.1  | 6.3  | mA   |
|                                     |        |           | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,      | Normal   | Square wave input |                         | 3.9  | 6.1  | mA   |      |
|                                     |        |           |   | $V_{DD} = 3.0 V$                                 | operation         | Resonator<br>connection |      | 4.1  | 6.3  | mA   |
|                                     |        |           | $f_{MX} = 10 \text{ MHz}^{Note 2},$               | Normal   | Square wave input |                         | 2.5  | 3.7  | mA   |      |
|                                     |        |           |   | VDD = 5.0 V                                      | operation         | Resonator connection    |      | 2.5  | 3.7  | mA   |
|                                     |        |           |   | $f_{MX} = 10 \text{ MHz}^{Note 2},$              | Normal            | Square wave input       |      | 2.5  | 3.7  | mA   |
|                                     |        |           |   | $V_{DD} = 3.0 V$                                 | operation         | Resonator connection    |      | 2.5  | 3.7  | mA   |
|                                     |        |           | LS (low-<br>speed main)<br>mode <sup>Note 5</sup> | $f_{MX} = 8 \text{ MHz}^{Note 2},$               | Normal            | Square wave input       |      | 1.4  | 2.2  | mA   |
|                                     |        |           |   | $V_{DD} = 3.0 V$                                 | operation         | Resonator connection    |      | 1.4  | 2.2  | mA   |
|                                     |        |           |   | f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> , Norm | Normal            | Square wave input       |      | 1.4  | 2.2  | mA   |
|                                     |        |           |   | $V_{DD} = 2.0 V$                                 | operation         | Resonator<br>connection |      | 1.4  | 2.2  | mA   |
|                                     |        |           | Subsystem   | fsub = 32.768 kHz                                | Normal            | Square wave input       |      | 5.4  | 6.5  | μA   |
|                                     |        |           | clock<br>operation                                | $T_A = -40^{\circ}C$                             | operation         | Resonator connection    |      | 5.5  | 6.6  | μA   |
|                                     |        |           |   | fsub = 32.768 kHz                                | Normal            | Square wave input       |      | 5.5  | 6.5  | μA   |
|                                     |        |           |   | $T_A = +25^{\circ}C$                             | operation         | Resonator connection    |      | 5.6  | 6.6  | μA   |
|                                     |        |           |   | fsub = 32.768 kHz                                | Normal            | Square wave input       |      | 5.6  | 9.4  | μA   |
|                                     |        |           |   | $T_{A} = +50^{\circ}C$                           | operation         | Resonator<br>connection |      | 5.7  | 9.5  | μA   |
|                                     |        |           |   | fsuв = 32.768 kHz                                |                   | Square wave input       |      | 5.9  | 12.0 | μA   |
|                                     |        |           |   | Note 4<br>$T_A = +70^{\circ}C$                   | operation         | Resonator<br>connection |      | 6.0  | 12.1 | μA   |
|                                     |        |           |   | fsuв = 32.768 kHz                                | Normal            | Square wave input       |      | 6.6  | 16.3 | μA   |
|                                     |        |           |   | Note 4<br>$T_A = +85^{\circ}C$                   | operation         | Resonator<br>connection |      | 6.7  | 16.4 | μA   |

(Notes and Remarks are listed on the next page.)



## 2.4 AC Characteristics

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Items   | Symbol        |   | Conditions                        | ;  | MIN.      | TYP. | MAX. | Unit               |
|---|---------------|---|-----------------------------------|--|-----------|------|------|--------------------|
| Instruction cycle (minimum  | Тсү           | Main  | HS (high-                         | $2.7V{\leq}V_{DD}{\leq}5.5V$                               | 0.03125   |      | 1    | μS                 |
| instruction execution time)   |               | system<br>clock (fмаім)   | speed main)<br>mode               | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$   | 0.0625    |      | 1    | μs                 |
|   |               | operation   | LS (low-speed main) mode          | $1.8 V \le V_{DD} \le 5.5 V$                               | 0.125     |      | 1    | μS                 |
|   |               |   | LV (low-<br>voltage main)<br>mode | $1.6 V \le V_{DD} \le 5.5 V$                               | 0.25      |      | 1    | μS                 |
|   |               | Subsystem of operation  | clock (fsuв)                      | $1.8  V \! \le \! V_{DD} \! \le \! 5.5  V$                 | 28.5      | 30.5 | 31.3 | μS                 |
|   |               | In the self   | HS (high-                         | $2.7V{\leq}V_{\text{DD}}{\leq}5.5V$                        | 0.03125   |      | 1    | μS                 |
|   |               | programming<br>mode   | speed main)<br>mode               | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$   | 0.0625    |      | 1    | μS                 |
|   |               |   | LS (low-speed main) mode          | $1.8V\!\leq\!V_{DD}\!\leq\!5.5V$                           | 0.125     |      | 1    | μS                 |
|   |               |   | LV (low-<br>voltage main)<br>mode | $1.8 V \le V_{DD} \le 5.5 V$                               | 0.25      |      | 1    | μS                 |
| External system clock   | fex           | $2.7 \text{ V} \leq \text{V}_{DD} \leq$                                       |                                   | 1  | 1.0       |      | 20.0 | MHz                |
| frequency   |               | 2.4 V ≤ V <sub>DD</sub> <   |                                   |  | 1.0       |      | 16.0 | MHz                |
|   |               | 1.8 V ≤ V <sub>DD</sub> <   |                                   |  | 1.0       |      | 8.0  | MHz                |
|   |               | 1.6 V ≤ V <sub>DD</sub> <   |                                   |  | 1.0       |      | 4.0  | MHz                |
|   | fexs          |   |                                   |  | 32        |      | 35   | kHz                |
| External system clock input   | texh, texl    | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$                  |                                   |  | 24        |      |      | ns                 |
| high-level width, low-level width                                     |               | $2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$                      |                                   |  | 30        |      |      | ns                 |
|   |               | $1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.4 \text{ V}$                      |                                   |  | 60        |      |      | ns                 |
|   |               | $1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$                      |                                   |  | 120       |      |      | ns                 |
|   | texns, texus  |   |                                   |  | 13.7      |      |      | μS                 |
| TI00 to TI07, TI10 to TI17 input<br>high-level width, low-level width | tтıн,<br>tтı∟ |   |                                   |  | 1/fмск+10 |      |      | ns <sup>Note</sup> |
| TO00 to TO07, TO10 to TO17  | fтo           | HS (high-spe  | eed 4.0 V                         | $\leq EV_{DD0} \leq 5.5 V$                                 |           |      | 16   | MHz                |
| output frequency  |               | main) mode  |                                   | $\leq$ EV <sub>DD0</sub> < 4.0 V                           |           |      | 8    | MHz                |
|   |               |   | 1.8 V                             | $\leq$ EV <sub>DD0</sub> < 2.7 V                           |           |      | 4    | MHz                |
|   |               |   | 1.6 V                             | ≤ EV <sub>DD0</sub> < 1.8 V                                |           |      | 2    | MHz                |
|   |               | LS (low-spee  | ed 1.8 V                          | $\leq EV_{DD0} \leq 5.5 V$                                 |           |      | 4    | MHz                |
|   |               | main) mode  | 1.6 V                             | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ |           |      | 2    | MHz                |
|   |               | LV (low-voltage $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.8$ main) mode |                                   | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$                  |           |      | 2    | MHz                |
| PCLBUZ0, PCLBUZ1 output   | <b>f</b> PCL  | HS (high-spe  | eed 4.0 V                         | $\leq EV_{DD0} \leq 5.5 V$                                 |           |      | 16   | MHz                |
| frequency   |               | main) mode  | 2.7 V                             | $\leq$ EV <sub>DD0</sub> < 4.0 V                           |           |      | 8    | MHz                |
|   |               |   | 1.8 V                             | $\leq$ EV <sub>DD0</sub> < 2.7 V                           |           |      | 4    | MHz                |
|   |               |   | 1.6 V                             | $\leq EV_{DD0} < 1.8 V$                                    |           |      | 2    | MHz                |
|   |               | LS (low-spee  | ed 1.8 V                          | $\leq EV_{DD0} \leq 5.5 V$                                 |           |      | 4    | MHz                |
|   |               | main) mode  | 1.6 V                             | $\leq EV_{DD0} < 1.8 V$                                    |           |      | 2    | MHz                |
|   |               | LV (low-volta   | age 1.8 V                         | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$                  |           |      | 4    | MHz                |
|   |               | main) mode  | 1.6 V                             | $\leq$ EV <sub>DD0</sub> < 1.8 V                           |           |      | 2    | MHz                |
| Interrupt input high-level width,                                     | tintн,        | INTP0   | 1.6 V                             | $\leq V_{\text{DD}} \leq 5.5 \text{ V}$                    | 1         |      |      | μS                 |
| low-level width   | tintl         | INTP1 to INT  | [P11 1.6 V                        | $\leq EV_{DD0} \leq 5.5 V$                                 | 1         |      |      | μS                 |
| Key interrupt input low-level   | tкв           | KR0 to KR7  | 1.8 V                             | $\leq EV_{DD0} \leq 5.5 V$                                 | 250       |      |      | ns                 |
| width   |               |   | 1.6 V                             | $\leq EV_{DD0} < 1.8 V$                                    | 1         |      |      | μS                 |
| RESET low-level width   | trsl          |   |                                   |  | 10        |      |      | μS                 |

(Note and Remark are listed on the next page.)



| (7) | Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output, |
|-----|--|
|     | corresponding CSI00 only) (2/2)  |

| Parameter                                      | Symbol | Conditions  | 、 U  | HS (high-speed main) Mode |      |      |      | 1 0  |    |  | Unit |
|--|--------|---|------|---------------------------|------|------|------|------|----|--|------|
|  |        |   | MIN. | MAX.                      | MIN. | MAX. | MIN. | MAX. |    |  |      |
| SIp setup time<br>(to SCKp↓) <sup>Note 2</sup> | tsikı  | $\label{eq:states} \begin{split} 4.0 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \end{split}$          | 23   |                           | 110  |      | 110  |      | ns |  |      |
|  |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |
|  |        | $\label{eq:V} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$        | 33   |                           | 110  |      | 110  |      | ns |  |      |
|  |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=2.7  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |
| SIp hold time<br>(from SCKp↓) <sup>№te 2</sup> | tksii  | $\begin{array}{l} 4.0 \; V \leq E V_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \end{array}$             | 10   |                           | 10   |      | 10   |      | ns |  |      |
|  |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |
|  |        | $\label{eq:V_def} \begin{split} 2.7 \ V &\leq E V_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V &\leq V_{\text{b}} \leq 2.7 \ V, \end{split}$    | 10   |                           | 10   |      | 10   |      | ns |  |      |
|  |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=2.7  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |
| Delay time from SCKp↑<br>to                    | tkso1  | $\label{eq:V_def} \begin{split} 4.0 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \end{split}$           |      | 10                        |      | 10   |      | 10   | ns |  |      |
| SOp output Note 2                              |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |
|  |        | $\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq E V_{\text{DD0}} < 4.0 \; V, \\ 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V, \end{array}$ |      | 10                        |      | 10   |      | 10   | ns |  |      |
|  |        | $C_{b}=20 \text{ pF},  \text{R}_{b}=2.7  \text{k}\Omega$  |      |                           |      |      |      |      |    |  |      |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
    g: PIM and POM number (g = 1)
  - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00))
- 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.



2.6.5 Power supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}C, V_{SS} = 0 \text{ V})$

| Parameter                         | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD   |            |      |      | 54   | V/ms |


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 RAM Data Retention Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter                     | Symbol | Conditions | MIN.                 | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|----------------------|------|------|------|
| Data retention supply voltage | VDDDR  |            | 1.46 <sup>Note</sup> |      | 5.5  | V    |

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





## 3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ 

| Parameter  | Resonator          | Conditions                            | MIN. | TYP.   | MAX. | Unit |
|--|--------------------|---------------------------------------|------|--------|------|------|
| X1 clock oscillation                                 | Ceramic resonator/ | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 1.0  |        | 20.0 | MHz  |
| frequency (fx) <sup>Note</sup>                       | crystal resonator  | $2.4~V \leq V_{\text{DD}} < 2.7~V$    | 1.0  |        | 16.0 | MHz  |
| XT1 clock oscillation frequency (fx) <sup>Note</sup> | Crystal resonator  |                                       | 32   | 32.768 | 35   | kHz  |

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

## 3.2.2 On-chip oscillator characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Oscillators  | Parameters |                | Conditions                            | MIN. | TYP. | MAX. | Unit |
|--|------------|----------------|---------------------------------------|------|------|------|------|
| High-speed on-chip oscillator<br>clock frequency <sup>Notes 1, 2</sup> | fін        |                |                                       | 1    |      | 32   | MHz  |
| High-speed on-chip oscillator  |            | –20 to +85 °C  | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -1.0 |      | +1.0 | %    |
| clock frequency accuracy   |            | –40 to –20 °C  | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -1.5 |      | +1.5 | %    |
|  |            | +85 to +105 °C | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -2.0 |      | +2.0 | %    |
| Low-speed on-chip oscillator<br>clock frequency                        | fı∟        |                |                                       |      | 15   |      | kHz  |
| Low-speed on-chip oscillator<br>clock frequency accuracy               |            |                |                                       | -15  |      | +15  | %    |

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



## 3.4 AC Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

| Items  | Symbol          |                                       | Conditions  |   | MIN.              | TYP. | MAX.   | Unit               |
|--|-----------------|---------------------------------------|---|---|-------------------|------|--------|--------------------|
| Instruction cycle (minimum instruction execution time)             | Тсү             | Main<br>system<br>clock (fmain)       | HS (high-speed main) mode   | $\frac{2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}}$ | 0.03125<br>0.0625 |      | 1<br>1 | μs<br>μs           |
|  |                 | operation<br>Subsystem of operation   | Subsystem clock (fsub) $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ |   | 28.5              | 30.5 | 31.3   | μs                 |
|  |                 | In the self                           | HS (high-speed  | $2.7 V \le V_{DD} \le 5.5 V$  | 0.03125           |      | 1      | μS                 |
|  |                 | programming mode                      |   | $2.4~V \leq V_{DD} < 2.7~V$   | 0.0625            |      | 1      | μS                 |
| External system clock frequency                                    | fex             | $2.7 V \le V_{DD} \le$                | ≤ 5.5 V   | •   | 1.0               |      | 20.0   | MHz                |
|  |                 | $2.4 V \le V_{DD}$                    | $2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$                         |   | 1.0               |      | 16.0   | MHz                |
|  | fexs            |                                       |   |   | 32                |      | 35     | kHz                |
| External system clock input high-<br>level width, low-level width  | texh, texl      | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ |   |   | 24                |      |        | ns                 |
|  |                 | $2.4~V \leq V_{\text{DD}} < 2.7~V$    |   |   | 30                |      |        | ns                 |
|  | texhs,<br>texls |                                       |   |   | 13.7              |      |        | μS                 |
| TI00 to TI07, TI10 to TI17 input high-level width, low-level width | tтıн,<br>tтı∟   |                                       |   |   | 1/fмск+10         |      |        | ns <sup>Note</sup> |
| TO00 to TO07, TO10 to TO17   | fто             | HS (high-spe                          | ed 4.0 V  | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$   |                   |      | 16     | MHz                |
| output frequency   |                 | main) mode                            | 2.7 V   | $\leq$ EV <sub>DD0</sub> < 4.0 V  |                   |      | 8      | MHz                |
|  |                 |                                       | 2.4 V   | $\leq$ EV <sub>DD0</sub> < 2.7 V  |                   |      | 4      | MHz                |
| PCLBUZ0, PCLBUZ1 output  | <b>f</b> PCL    | HS (high-spe                          | ed 4.0 V  | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$   |                   |      | 16     | MHz                |
| frequency  |                 | main) mode                            | 2.7 V   | $\leq$ EV <sub>DD0</sub> < 4.0 V  |                   |      | 8      | MHz                |
|  |                 |                                       | 2.4 V   | $\leq$ EV <sub>DD0</sub> < 2.7 V  |                   |      | 4      | MHz                |
| Interrupt input high-level width,                                  | tinth,          | INTP0                                 | 2.4 V   | $\leq V_{\text{DD}} \leq 5.5 \text{ V}$   | 1                 |      |        | μS                 |
| low-level width  | <b>t</b> intl   | INTP1 to INT                          | P11 2.4 V   | $\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$   | 1                 |      |        | μS                 |
| Key interrupt input low-level width                                | tкв             | KR0 to KR7                            | KR0 to KR7 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$           |   | 250               |      |        | ns                 |
| RESET low-level width  | trsl            |                                       |   |   | 10                |      |        | μs                 |

Note The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $2.4V \le EV_{DD0} < 2.7 \text{ V}$ : MIN. 125 ns

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$ 

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))



| (2) | During communication at same potential (CSI mode) (master mode, SCKp internal clock output)  |
|-----|--|
|     | $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ |

| Parameter  | Symbol |   | Conditions                                       |              | d main) Mode | Unit |
|--|--------|---|--|--------------|--------------|------|
|  |        |   |  |              | MAX.         |      |
| SCKp cycle time  | tKCY1  | $t_{KCY1} \geq 4/f_{CLK}$               | tkcy1 $\ge$ 4/fclk 2.7 V $\le$ EVdd0 $\le$ 5.5 V |              |              | ns   |
|  |        |   | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$          | 500          |              | ns   |
| SCKp high-/low-level width                               | tкнı,  | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ |  | tксү1/2 – 24 |              | ns   |
|  | tĸ∟1   | $2.7 \ V \le EV_{DD}$                   | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$          |              |              | ns   |
|  |        | $2.4 \ V \le EV_{DD}$                   | $_{0} \leq 5.5 \text{ V}$                        | tксү1/2 – 76 |              | ns   |
| SIp setup time (to SCKp↑) <sup>Note 1</sup>              | tsik1  | $4.0 \ V \leq EV_{DD}$                  | $_{0} \leq 5.5 \text{ V}$                        | 66           |              | ns   |
|  |        | $2.7 \ V \le EV_{DD}$                   | $_{0} \leq 5.5 \text{ V}$                        | 66           |              | ns   |
|  |        | $2.4 \ V \le EV_{DD}$                   | $_{0} \leq 5.5 \text{ V}$                        | 113          |              | ns   |
| SIp hold time (from SCKp^) $^{\mbox{Note 2}}$            | tksi1  |   |  | 38           |              | ns   |
| Delay time from SCKp↓ to<br>SOp output <sup>Note 3</sup> | tkso1  | $C = 30 \text{ pF}^{Note 4}$            |  |              | 50           | ns   |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),


g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00 to 03, 10 to 13))





## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

**2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



| Parameter                            | Symbol | Conditions   | HS (high-spe | Unit |    |
|--------------------------------------|--------|--|--------------|------|----|
|                                      |        |  | MIN.         | MAX. |    |
| SIp setup time                       | tsik1  | $4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$  | 162          |      | ns |
| (to SCKp↑) <sup>Note</sup>           |        | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$   |              |      |    |
|                                      |        | $2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$   | 354          |      | ns |
|                                      |        | $C_b$ = 30 pF, $R_b$ = 2.7 k $\Omega$  |              |      |    |
|                                      |        | $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ | 958          |      | ns |
|                                      |        | $C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$   |              |      |    |
| SIp hold time                        | tksi1  | $4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$                                 | 38           |      | ns |
| (from SCKp↑) <sup>Note</sup>         |        | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$   |              |      |    |
|                                      |        | $2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_{\text{b}} \le 2.7 \ V,$                                       | 38           |      | ns |
|                                      |        | $C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$   |              |      |    |
|                                      |        | $2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V,$   | 38           |      | ns |
|                                      |        | $C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$   |              |      |    |
| Delay time from SCKp $\downarrow$ to | tkso1  | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$  |              | 200  | ns |
| SOp output <sup>Note</sup>           |        | $C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$   |              |      |    |
|                                      |        | $2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_{\text{b}} \le 2.7 \ V,$                                       |              | 390  | ns |
|                                      |        | $C_{\rm b}=30~pF,~R_{\rm b}=2.7~k\Omega$   |              |      |    |
|                                      |        | $2.4 \ V \le EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \le V_{\text{b}} \le 2.0 \ V,$                                       |              | 966  | ns |
|                                      |        | $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$   |              |      |    |


(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)
 (T<sub>1</sub> = 40 to ±105°C 2.4 V ≤ EVere = EVere ≤ Vere ≤ 5.5 V, Vere = EVere = 6.V)

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the page after the next page.)





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





**Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA


R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA


R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA


R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA, R5F100GJGNA


| JEITA Package code | RENESAS code | Previous code             | MASS(TYP.)[g] |
|--------------------|--------------|---------------------------|---------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PJN-A<br>P48K8-50-5B4-6 | 0.13          |












| Referance      | Dimen | sion in Mil | limeters |
|----------------|-------|-------------|----------|
| Symbol         | Min   | Nom         | Max      |
| D              | 6.95  | 7.00        | 7.05     |
| E              | 6.95  | 7.00        | 7.05     |
| А              |       |             | 0.80     |
| A <sub>1</sub> | 0.00  |             | —        |
| b              | 0.18  | 0.25        | 0.30     |
| е              |       | 0.50        |          |
| Lp             | 0.30  | 0.40        | 0.50     |
| х              |       |             | 0.05     |
| у              |       |             | 0.05     |
| ZD             |       | 0.75        |          |
| Z <sub>E</sub> |       | 0.75        |          |
| C <sub>2</sub> | 0.15  | 0.20        | 0.25     |
| D <sub>2</sub> |       | 5.50        |          |
| E <sub>2</sub> |       | 5.50        |          |

©2013 Renesas Electronics Corporation. All rights reserved.



R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP80-12x12-0.50 | PLQP0080KE-A | P80GK-50-8EU-2 | 0.53            |



#### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

#### ©2012 Renesas Electronics Corporation. All rights reserved.



#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.