

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	110
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 26x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100skafb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

Pin count	Package	Data flash	Fields of	Ordering Part Number
			Application	
64 pins	64-pin plastic	Mounted	A	R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0,
	LFQFP (10 × 10			R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0,
	mm, 0.5 mm pitch)			R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LLAFB#V0
	min, 0.5 min pitch)			R5F100LCAFB#X0, R5F100LDAFB#X0, R5F100LEAFB#X0,
				R5F100LFAFB#X0, R5F100LGAFB#X0, R5F100LHAFB#X0,
				R5F100LJAFB#X0, R5F100LKAFB#X0, R5F100LLAFB#X0
			D	R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0,
				R5F100LFDFB#V0, R5F100LGDFB#V0, R5F100LHDFB#V0,
				R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LLDFB#V0
				R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0,
				R5F100LFDFB#X0, R5F100LGDFB#X0, R5F100LHDFB#X0,
				R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LLDFB#X0
			G	R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0,
				R5F100LFGFB#V0
				R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0,
				R5F100LFGFB#X0
				R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0
			•	R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
		Not	A	R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0,
		mounted		R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0, R5F101LJAFB#V0, R5F101LKAFB#V0, R5F101LLAFB#V0
				R5F101LCAFB#X0, R5F101LRAFB#V0, R5F101LEAFB#V0
				R5F101LCAFB#X0, R5F101LDAFB#X0, R5F101LEAFB#X0, R5F101LFAFB#X0, R5F101LGAFB#X0, R5F101LHAFB#X0, R5F10LHAFB#X0, R5F10LHAFBXAFBXX0, R5F10LHAFBXAFAFAFX0, R5F10LHAFBXX0, R5F10LHAFAFAFX0, R
				R5F101LJAFB#X0, R5F101LGAFB#X0, R5F101LLAFB#X0,
			D	R5F101LCDFB#V0, R5F101LDDFB#V0, R5F101LLAFB#V0,
			D	R5F101LFDFB#V0, R5F101LGDFB#V0, R5F101LHDFB#V0,
				R5F101LJDFB#V0, R5F101LKDFB#V0, R5F101LLDFB#V0,
				R5F101LCDFB#X0, R5F101LDDFB#X0, R5F101LEDFB#X0,
				R5F101LFDFB#X0, R5F101LGDFB#X0, R5F101LHDFB#X0,
				R5F101LJDFB#X0, R5F101LKDFB#X0, R5F101LLDFB#X0,
	O4 sis statis	Maximate	A	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0,
	64-pin plastic	Mounted		R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0,
	VFBGA			R5F100LJABG#U0
	$(4 \times 4 \text{ mm}, 0.4 \text{ mm})$			R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0,
	pitch)			R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0,
				R5F100LJABG#W0
			G	R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0,
				R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0,
				R5F100LJGBG#U0
				R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0,
				R5F100LFGBG#W0, R5F100LGGBG#W0, R5F100LHGBG#W0,
				R5F100LJGBG#W0
		Not	А	R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0,
				R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0,
		mounted		R5F101LJABG#U0
				R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0,
				R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0,
				R5F101LJABG#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

Pin count	Package	Data flash	Fields of	(11/12) Ordering Part Number
	i dokage	Data nash	Application	
100 pins	100-pin plastic	Mounted	А	R5F100PFAFB#V0, R5F100PGAFB#V0, R5F100PHAFB#V0,
	LFQFP (14 $ imes$ 14			R5F100PJAFB#V0, R5F100PKAFB#V0, R5F100PLAFB#V0
	mm, 0.5 mm pitch)			R5F100PFAFB#X0, R5F100PGAFB#X0, R5F100PHAFB#X0,
				R5F100PJAFB#X0, R5F100PKAFB#X0, R5F100PLAFB#X0
			D	R5F100PFDFB#V0, R5F100PGDFB#V0, R5F100PHDFB#V0,
				R5F100PJDFB#V0, R5F100PKDFB#V0, R5F100PLDFB#V0
				R5F100PFDFB#X0, R5F100PGDFB#X0, R5F100PHDFB#X0,
				R5F100PJDFB#X0, R5F100PKDFB#X0, R5F100PLDFB#X0
			G	R5F100PFGFB#V0, R5F100PGGFB#V0, R5F100PHGFB#V0,
				R5F100PJGFB#V0
				R5F100PFGFB#X0, R5F100PGGFB#X0, R5F100PHGFB#X0,
				R5F100PJGFB#X0
		Not	А	R5F101PFAFB#V0, R5F101PGAFB#V0, R5F101PHAFB#V0,
		mounted		R5F101PJAFB#V0, R5F101PKAFB#V0, R5F101PLAFB#V0
				R5F101PFAFB#X0, R5F101PGAFB#X0, R5F101PHAFB#X0,
				R5F101PJAFB#X0, R5F101PKAFB#X0, R5F101PLAFB#X0
			D	R5F101PFDFB#V0, R5F101PGDFB#V0, R5F101PHDFB#V0,
				R5F101PJDFB#V0, R5F101PKDFB#V0, R5F101PLDFB#V0
				R5F101PFDFB#X0, R5F101PGDFB#X0, R5F101PHDFB#X0,
				R5F101PJDFB#X0, R5F101PKDFB#X0, R5F101PLDFB#X0
	100-pin plastic	Mounted	А	R5F100PFAFA#V0, R5F100PGAFA#V0, R5F100PHAFA#V0,
	LQFP (14 $ imes$ 20 mm,			R5F100PJAFA#V0, R5F100PKAFA#V0, R5F100PLAFA#V0
	0.65 mm pitch)			R5F100PFAFA#X0, R5F100PGAFA#X0, R5F100PHAFA#X0,
				R5F100PJAFA#X0, R5F100PKAFA#X0, R5F100PLAFA#X0
			D	R5F100PFDFA#V0, R5F100PGDFA#V0, R5F100PHDFA#V0,
				R5F100PJDFA#V0, R5F100PKDFA#V0, R5F100PLDFA#V0
				R5F100PFDFA#X0, R5F100PGDFA#X0, R5F100PHDFA#X0,
				R5F100PJDFA#X0, R5F100PKDFA#X0, R5F100PLDFA#X0
			G	R5F100PFGFA#V0, R5F100PGGFA#V0, R5F100PHGFA#V0, R5F100PJGFA#V0
				R5F100PFGFA#X0, R5F100PGGFA#X0, R5F100PHGFA#X0,
				R5F100PJGFA#X0
		Not	А	R5F101PFAFA#V0, R5F101PGAFA#V0, R5F101PHAFA#V0,
		mounted		R5F101PJAFA#V0, R5F101PKAFA#V0, R5F101PLAFA#V0
				R5F101PFAFA#X0, R5F101PGAFA#X0, R5F101PHAFA#X0,
				R5F101PJAFA#X0, R5F101PKAFA#X0, R5F101PLAFA#X0
			D	R5F101PFDFA#V0, R5F101PGDFA#V0, R5F101PHDFA#V0,
				R5F101PJDFA#V0, R5F101PKDFA#V0, R5F101PLDFA#V0
				R5F101PFDFA#X0, R5F101PGDFA#X0, R5F101PHDFA#X0,
				R5F101PJDFA#X0, R5F101PKDFA#X0, R5F101PLDFA#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.7 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)





Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to $V_{ss.}$



[80-pin, 100-pin, 128-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

							(1/2)				
	Item	80-	•	100)-pin	128-pin					
		R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx				
Code flash m	emory (KB)	96 to 512		96 to 512		192 to 512					
Data flash me	emory (KB)	8	_	8	-	8	-				
RAM (KB)		8 to 3	2 Note 1	8 to 3	32 Note 1	16 to 5	32 Note 1				
Address space	e	1 MB									
Main system clock	High-speed system clock	HS (High-speed HS (High-speed LS (Low-speed	mic) oscillation, I main) mode: 1 I main) mode: 1 main) mode: 1 e main) mode: 1	to 20 MHz (V_{DD} to 16 MHz (V_{DD} to 8 MHz (V_{DD} =	= 2.4 to 5.5 V), 1.8 to 5.5 V),	(EXCLK)					
	High-speed on-chip oscillator	HS (High-speed LS (Low-speed	S (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), S (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), S (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), / (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)								
Subsystem cl	ock	XT1 (crystal) os 32.768 kHz	cillation, externa	I subsystem cloc	k input (EXCLKS	i)					
Low-speed or	n-chip oscillator	15 kHz (TYP.)	15 kHz (TYP.)								
General-purp	ose register	(8-bit register × 8) × 4 banks									
Minimum instruction execution time		0.03125 μ s (High-speed on-chip oscillator: fi H = 32 MHz operation)									
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)									
		30.5 <i>µ</i> s (Subsys	stem clock: fsue =	- 32.768 kHz ope	eration)						
Instruction se	t	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 									
I/O port	Total	7	74		92	1	20				
	CMOS I/O	(N-ch O.D. I/O	64 [EV _{DD} withstand le]: 21)	(N-ch O.D. I/O	82 [EV⊳⊳ withstand ge]: 24)	(N-ch O.D. I/O	10 [EV _{DD} withstand ge]: 25)				
	CMOS input		5		5		5				
	CMOS output		1	1			1				
	N-ch O.D. I/O (withstand voltage: 6 V)		4		4		4				
Timer	16-bit timer	12 cha	annels	12 ch	annels	16 ch	annels				
	Watchdog timer	1 cha	annel	1 ch	annel	1 cha	annel				
	Real-time clock (RTC)	1 cha	annel	1 ch	annel	1 cha	annel				
	12-bit interval timer (IT)	1 cha	annel	1 ch	annel	1 cha	annel				
	Timer output	12 channels (PWM outputs:	10 ^{Note 2})	12 channels (PWM outputs:	10 Note 2)	16 channels (PWM outputs:	14 Note 2)				
	RTC output	1 channel • 1 Hz (subsyster)	tem clock: fsuв =	32.768 kHz)							

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xJ, R5F101xJ (x = M, P): Start address FAF00H

R5F100xL, R5F101xL (x = M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library** for RL78 Family (R20UT2944).



Items	Symbol	Conditions	Conditions				
Output voltage, high	V _{OH1} P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64		4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -10.0 mA	EV _{DD0} - 1.5			V
		P90 to P97, P100 to P106, P110 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD0} - 0.7			V
		P117, P120, P125 to P127, P130, P140 to P147	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD0} - 0.6			V
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV _{DD0} - 0.5			V
			$eq:logical_lo$	EV _{DD0} - 0.5			V
	V он2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	V _{DD} - 0.5			V
Output voltage, low	Vol1	P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array}$			1.3	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$eq:local_$			0.4	V
			$eq:local_$			0.4	V
	Vol2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ \text{mA} \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ lol3 = 1.0 mA			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



NoteThe following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $1.8 V \le EV_{DD0} < 2.7 V : MIN. 125 ns$ $1.6 V \le EV_{DD0} < 1.8 V : MIN. 250 ns$

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation



R01DS0131EJ0330 Rev.3.30 Mar 31, 2016



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsikı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \end{array}$	81		479		479		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	177		479		479		ns
		$C_b=30 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	479		479		479		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Slp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{b} \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$		195		195		195	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		483		483		483	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

		5 5 V Voo - EVo	$ = EV_{oot} = 0.V$
$T_{A} = -40$ to +85°C,		j.j v, vss = ⊑vs	$s_0 = \Box v s s_1 = U v $

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with $EV_{DD0} \ge V_b$.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



2.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, $T_A = +25^{\circ}C$		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(T_A = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode)

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time		1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	Tpw		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





2.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 2.4 AC Characteristics.

2.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



Parameter	Symbol		Conditions MI			MIN.	TYP.	MAX.	Unit
	IDD2	HALT	HS (high- speed main) mode ^{Note 7}	fih = 32 MHz ^{Note 4}	$V_{DD} = 5.0 V$		0.54	2.90	mA
	Note 2	mode			V _{DD} = 3.0 V		0.54	2.90	mA
				$f_{IH} = 24 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.44	2.30	mA
					V _{DD} = 3.0 V		0.44	2.30	mA
				fin = 16 MHz ^{Note 4}	$V_{DD} = 5.0 V$		0.40	1.70	mA
					V _{DD} = 3.0 V		0.40	1.70	mA
			HS (high- speed main) mode ^{Note 7}	$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.26	1.10	mA
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μA
			clock operation	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.49	0.76	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.56	1.36	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μA
			$T_A = +70^{\circ}C$	Resonator connection		0.72	2.16	μA	
			fsub = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μA	
				$T_A = +85^{\circ}C$	Resonator connection		1.01	3.56	μA
-				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μA
			$T_A = +105^{\circ}C$	Resonator connection		3.20	15.56	μA	
		STOP mode ^{Note 8}	$T_A = -40^{\circ}C$				0.18	0.50	μA
			$T_A = +25^{\circ}C$			0.23	0.50	μA	
			$T_A = +50^{\circ}C$	T _A = +50°C			0.30	1.10	μA
			$T_A = +70^{\circ}C$ $T_A = +85^{\circ}C$				0.46	1.90	μA
							0.75	3.30	μA
			T _A = +105°C	;			2.94	15.30	μA

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (TA = -40 to $+105^{\circ}$ C, 2.4 V $\leq EV_{DD0} \leq V_{DD} \leq 5.5$ V, Vss = EVss₀ = 0 V) (2/2)

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 32 MHz

2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. file: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{\text{A}}=25^{\circ}\text{C}$



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$





UART mode bit width (during communication at different potential) (reference)

 Remarks 1.
 Rb[Ω]:Communication line (TxDq) pull-up resistance,

 Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCK	p internal clock
output) (1/3)	

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time	$ \begin{array}{c} \mbox{CKp cycle time} \\ \mbox{tkcy1} \\ \mbox{tkcy1} \\ \mbox{tkcy1} \\ \mbox{tkcy1} \\ \mbox{4}\mbox{/fclk} \\ \mbox{4}\mbox{.0 V} \\ \mbox{V} \\ \mbox{C}_b = 30 \ \mbox{pF}, \ \mbox{R}_b = 1.4 \ \mbox{k}\Omega \\ \end{array} $		600		ns	
			$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \\ V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1000		ns
			$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \\ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	2300		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 – 150		ns
		2.7 V ≤ EV _{DD} C₀ = 30 pF, F	$_{0}$ < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, R _b = 2.7 kΩ	tkcy1/2 - 340		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 30 \text{ pF}, \text{ F}$	$_{0}$ < 3.3 V, 1.6 V \leq V $_{b}$ \leq 2.0 V, R $_{b}$ = 5.5 k Ω	tксү1/2 – 916		ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 – 24		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		tксү1/2 – 36		ns
		$2.4~V \leq EV_{DD0}$ < 3.3 V, 1.6 V $\leq V_b \leq 2.0$ V, C_b = 30 pF, R_b = 5.5 k Ω		tkcy1/2 - 100		ns

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed two pages after the next page.)



3.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS (h	HS (high-speed main) Mode			
				Standard Mode		Fast Mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fclk ≥ 3.5 MHz	-	-	0	400	kHz
		Standard mode: fclk ≥ 1 MHz	0	100	-	_	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time ^{Note 1}	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ } R_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ } R_b = 1.1 \mbox{ } k\Omega \\ \end{array}$

IICA serial transfer timing







- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
 - 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA

R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA

R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA

R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA, R5F100GJGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-6	0.13











Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	6.95	7.00	7.05		
E	6.95	7.00	7.05		
А			0.80		
A ₁	0.00		—		
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
у			0.05		
ZD		0.75			
Z _E		0.75			
C ₂	0.15	0.20	0.25		
D ₂		5.50			
E ₂		5.50			

©2013 Renesas Electronics Corporation. All rights reserved.

