




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 15                                                                                                                                                                            |
| Program Memory Size        | 48KB (48K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 3K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 6x8/10b                                                                                                                                                                   |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 24-WFQFN Exposed Pad                                                                                                                                                          |
| Supplier Device Package    | 24-HWQFN (4x4)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1017dana-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1017dana-u0</a> |

## 1.3.9 48-pin products

- 48-pin plastic LQFP (7 × 7 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

- 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.


- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
- It is recommended to connect an exposed die pad to Vss.

## 1.5.6 36-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.9 48-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

**Caution** This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| Item                               |                                           | 20-pin                                                                                                                                                                                                                                                                                                                                                                                  |                                                                    | 24-pin                                                             |                                                                    | 25-pin                                                             |                                                                                                                     | 30-pin                   |          | 32-pin                   |          | 36-pin                   |          |
|------------------------------------|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|--------------------------------------------------------------------|--------------------------------------------------------------------|--------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------------|----------|--------------------------|----------|--------------------------|----------|
|                                    |                                           | R5F1006x                                                                                                                                                                                                                                                                                                                                                                                | R5F1016x                                                           | R5F1007x                                                           | R5F1017x                                                           | R5F1008x                                                           | R5F1018x                                                                                                            | R5F100Ax                 | R5F101Ax | R5F100Bx                 | R5F101Bx | R5F100Cx                 | R5F101Cx |
| Code flash memory (KB)             |                                           | 16 to 64                                                                                                                                                                                                                                                                                                                                                                                |                                                                    | 16 to 64                                                           |                                                                    | 16 to 64                                                           |                                                                                                                     | 16 to 128                |          | 16 to 128                |          | 16 to 128                |          |
| Data flash memory (KB)             |                                           | 4                                                                                                                                                                                                                                                                                                                                                                                       | –                                                                  | 4                                                                  | –                                                                  | 4                                                                  | –                                                                                                                   | 4 to 8                   | –        | 4 to 8                   | –        | 4 to 8                   | –        |
| RAM (KB)                           |                                           | 2 to 4 <sup>Note1</sup>                                                                                                                                                                                                                                                                                                                                                                 |                                                                    | 2 to 4 <sup>Note1</sup>                                            |                                                                    | 2 to 4 <sup>Note1</sup>                                            |                                                                                                                     | 2 to 12 <sup>Note1</sup> |          | 2 to 12 <sup>Note1</sup> |          | 2 to 12 <sup>Note1</sup> |          |
| Address space                      |                                           | 1 MB                                                                                                                                                                                                                                                                                                                                                                                    |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| Main system clock                  | High-speed system clock                   | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode: 1 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V) |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    | High-speed on-chip oscillator             | HS (High-speed main) mode: 1 to 32 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V)                                                                               |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| Subsystem clock                    |                                           | –                                                                                                                                                                                                                                                                                                                                                                                       |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| Low-speed on-chip oscillator       |                                           | 15 kHz (TYP.)                                                                                                                                                                                                                                                                                                                                                                           |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| General-purpose registers          |                                           | (8-bit register × 8) × 4 banks                                                                                                                                                                                                                                                                                                                                                          |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| Minimum instruction execution time |                                           | 0.03125 μs (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)                                                                                                                                                                                                                                                                                                          |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    |                                           | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)                                                                                                                                                                                                                                                                                                                   |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| Instruction set                    |                                           | <ul style="list-style-type: none"><li>• Data transfer (8/16 bits)</li><li>• Adder and subtractor/logical operation (8/16 bits)</li><li>• Multiplication (8 bits × 8 bits)</li><li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li></ul>                                                                                                |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
| I/O port                           | Total                                     | 16                                                                                                                                                                                                                                                                                                                                                                                      | 20                                                                 | 21                                                                 | 26                                                                 | 28                                                                 | 32                                                                                                                  |                          |          |                          |          |                          |          |
|                                    | CMOS I/O                                  | 13<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 5)                                                                                                                                                                                                                                                                                                                      | 15<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 6) | 15<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 6) | 21<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 9) | 22<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 9) | 26<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 10)                                                 |                          |          |                          |          |                          |          |
|                                    | CMOS input                                | 3                                                                                                                                                                                                                                                                                                                                                                                       | 3                                                                  | 3                                                                  | 3                                                                  | 3                                                                  | 3                                                                                                                   |                          |          |                          |          |                          |          |
|                                    | CMOS output                               | –                                                                                                                                                                                                                                                                                                                                                                                       | –                                                                  | 1                                                                  | –                                                                  | –                                                                  | –                                                                                                                   |                          |          |                          |          |                          |          |
|                                    | N-ch O.D. I/O<br>(withstand voltage: 6 V) | –                                                                                                                                                                                                                                                                                                                                                                                       | 2                                                                  | 2                                                                  | 2                                                                  | 3                                                                  | 3                                                                                                                   |                          |          |                          |          |                          |          |
| Timer                              | 16-bit timer                              | 8 channels                                                                                                                                                                                                                                                                                                                                                                              |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    | Watchdog timer                            | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    | Real-time clock (RTC)                     | 1 channel <sup>Note 2</sup>                                                                                                                                                                                                                                                                                                                                                             |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    | 12-bit interval timer (IT)                | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |
|                                    | Timer output                              | 3 channels<br>(PWM outputs:<br>2 <sup>Note 3</sup> )                                                                                                                                                                                                                                                                                                                                    | 4 channels<br>(PWM outputs: 3 <sup>Note 3</sup> )                  |                                                                    |                                                                    |                                                                    | 4 channels (PWM outputs: 3 <sup>Note 3</sup> ),<br>8 channels (PWM outputs: 7 <sup>Note 3</sup> ) <sup>Note 4</sup> |                          |          |                          |          |                          |          |
|                                    | RTC output                                | –                                                                                                                                                                                                                                                                                                                                                                                       |                                                                    |                                                                    |                                                                    |                                                                    |                                                                                                                     |                          |          |                          |          |                          |          |

- Notes**
- The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.  
 R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H  
 R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H  
 For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.
  - Only the constant-period interrupt function when the low-speed on-chip oscillator clock (f<sub>IL</sub>) is selected

**Note** The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$

$1.8\text{ V} \leq E_{VDD0} < 2.7\text{ V}$  : MIN. 125 ns


$1.6\text{ V} \leq E_{VDD0} < 1.8\text{ V}$  : MIN. 250 ns

**Remark**  $f_{MCK}$ : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number ( $m = 0, 1$ ), n: Channel number ( $n = 0$  to  $7$ ))

### Minimum Instruction Execution Time during Main System Clock Operation



(5) During communication at same potential (simplified I<sup>2</sup>C mode) (2/2)(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                     | Symbol              | Conditions                                                                            | HS (high-speed main) Mode            |      | LS (low-speed main) Mode             |      | LV (low-voltage main) Mode           |      | Unit |
|-------------------------------|---------------------|---------------------------------------------------------------------------------------|--------------------------------------|------|--------------------------------------|------|--------------------------------------|------|------|
|                               |                     |                                                                                       | MIN.                                 | MAX. | MIN.                                 | MAX. | MIN.                                 | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 1/f <sub>MCK</sub><br>+ 85<br>Note2  |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 0                                    | 305  | 0                                    | 305  | 0                                    | 305  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 0                                    | 355  | 0                                    | 355  | 0                                    | 355  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 0                                    | 405  | 0                                    | 405  | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**  
**(2/3)**

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


| Parameter                                                | Symbol            | Conditions                                                                                                                                  | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|----------------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                                          |                   |                                                                                                                                             | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↑) <sup>Note 1</sup>           | t <sub>SIK1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 81                        |      | 479                      |      | 479                        |      | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 177                       |      | 479                      |      | 479                        |      | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 479                       |      | 479                      |      | 479                        |      | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note 1</sup>          | t <sub>KSH1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 19                        |      | 19                       |      | 19                         |      | ns   |
| Delay time from SCKp↓<br>to SOp output <sup>Note 1</sup> | t <sub>KSO1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    |                           | 100  |                          | 100  |                            | 100  | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    |                           | 195  |                          | 195  |                            | 195  | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                           | 483  |                          | 483  |                            | 483  | ns   |

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.


**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
- 2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

**(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)**

| Parameter                                                   | Symbol                                 | Conditions                                                                                                                                  | HS (high-speed main) Mode    |                             | LS (low-speed main) Mode     |                             | LV (low-voltage main) Mode   |                             | Unit |
|-------------------------------------------------------------|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------|
|                                                             |                                        |                                                                                                                                             | MIN.                         | MAX.                        | MIN.                         | MAX.                        | MIN.                         | MAX.                        |      |
| SCKp high-/low-level width                                  | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                                                        | t <sub>KCY2</sub> /2<br>- 12 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                                                        | t <sub>KCY2</sub> /2<br>- 18 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>                                                      | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
| Slp setup time<br>(to SCKp↑) <sup>Note 3</sup>              | t <sub>SIK2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                                                        | 1/f <sub>MCK</sub><br>+ 20   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                                                        | 1/f <sub>MCK</sub><br>+ 20   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>                                                      | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note 4</sup>             | t <sub>KS12</sub>                      |                                                                                                                                             | 1/f <sub>MCK</sub> +<br>31   |                             | 1/f <sub>MCK</sub><br>+ 31   |                             | 1/f <sub>MCK</sub><br>+ 31   |                             | ns   |
| Delay time from<br>SCKp↓ to SOp output<br><sup>Note 5</sup> | t <sub>KSO2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                       |                              | 2/f <sub>MCK</sub><br>+ 120 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                       |                              | 2/f <sub>MCK</sub><br>+ 214 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |

**Notes** 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V<sup>Note 4</sup>, HS (high-speed main) mode)

| Parameter                                      | Symbol            | Conditions       |                                 | MIN. | TYP. | MAX.                               | Unit |
|------------------------------------------------|-------------------|------------------|---------------------------------|------|------|------------------------------------|------|
| Resolution                                     | RES               |                  |                                 | 8    |      |                                    | bit  |
| Conversion time                                | t <sub>CONV</sub> | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | 17   |      | 39                                 | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>zs</sub>   | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±0.60                              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±2.0                               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±1.0                               | LSB  |
| Analog input voltage                           | V <sub>Ain</sub>  |                  |                                 | 0    |      | V <sub>BGR</sub> <sup>Note 3</sup> | V    |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V<sub>SS</sub>, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

**(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD0} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = V_{SS0} = 0\text{ V}$ ) (2/2)**

| Parameter                | Symbol                             | Conditions                                                                 |                                     |                                                                           |                         | MIN.  | TYP. | MAX. | Unit  |    |
|--------------------------|------------------------------------|----------------------------------------------------------------------------|-------------------------------------|---------------------------------------------------------------------------|-------------------------|-------|------|------|-------|----|
| Supply current<br>Note 1 | I <sub>DD2</sub><br>Note 2         | HALT mode                                                                  | HS (high-speed main) mode<br>Note 7 | f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |       | 0.54 | 2.90 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | V <sub>DD</sub> = 3.0 V |       | 0.54 | 2.90 | mA    |    |
|                          |                                    |                                                                            |                                     | f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |       | 0.44 | 2.30 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | V <sub>DD</sub> = 3.0 V |       | 0.44 | 2.30 | mA    |    |
|                          |                                    |                                                                            |                                     | f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |       | 0.40 | 1.70 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | V <sub>DD</sub> = 3.0 V |       | 0.40 | 1.70 | mA    |    |
|                          |                                    |                                                                            | HS (high-speed main) mode<br>Note 7 | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V   | Square wave input       |       | 0.28 | 1.90 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.45 | 2.00 | mA    |    |
|                          |                                    |                                                                            |                                     | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V   | Square wave input       |       | 0.28 | 1.90 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.45 | 2.00 | mA    |    |
|                          |                                    |                                                                            |                                     | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V   | Square wave input       |       | 0.19 | 1.02 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.26 | 1.10 | mA    |    |
|                          |                                    |                                                                            |                                     | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V   | Square wave input       |       | 0.19 | 1.02 | mA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.26 | 1.10 | mA    |    |
|                          |                                    |                                                                            | Subsystem clock operation           | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = −40°C | Square wave input       |       | 0.25 | 0.57 | μA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.44 | 0.76 | μA    |    |
|                          |                                    |                                                                            |                                     | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +25°C | Square wave input       |       | 0.30 | 0.57 | μA    |    |
|                          |                                    |                                                                            |                                     |                                                                           | Resonator connection    |       | 0.49 | 0.76 | μA    |    |
|                          |                                    | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +50°C  |                                     | Square wave input                                                         |                         | 0.37  | 1.17 | μA   |       |    |
|                          |                                    |                                                                            |                                     | Resonator connection                                                      |                         | 0.56  | 1.36 | μA   |       |    |
|                          |                                    | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +70°C  |                                     | Square wave input                                                         |                         | 0.53  | 1.97 | μA   |       |    |
|                          |                                    |                                                                            |                                     | Resonator connection                                                      |                         | 0.72  | 2.16 | μA   |       |    |
|                          |                                    | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +85°C  |                                     | Square wave input                                                         |                         | 0.82  | 3.37 | μA   |       |    |
|                          |                                    |                                                                            |                                     | Resonator connection                                                      |                         | 1.01  | 3.56 | μA   |       |    |
|                          |                                    | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +105°C | Square wave input                   |                                                                           | 3.01                    | 15.37 | μA   |      |       |    |
|                          |                                    |                                                                            | Resonator connection                |                                                                           | 3.20                    | 15.56 | μA   |      |       |    |
|                          | I <sub>DD3</sub> <sup>Note 6</sup> | STOP mode <sup>Note 8</sup>                                                | T <sub>A</sub> = −40°C              |                                                                           |                         |       |      | 0.18 | 0.50  | μA |
|                          |                                    |                                                                            | T <sub>A</sub> = +25°C              |                                                                           |                         |       |      | 0.23 | 0.50  | μA |
|                          |                                    |                                                                            | T <sub>A</sub> = +50°C              |                                                                           |                         |       |      | 0.30 | 1.10  | μA |
|                          |                                    |                                                                            | T <sub>A</sub> = +70°C              |                                                                           |                         |       |      | 0.46 | 1.90  | μA |
|                          |                                    |                                                                            | T <sub>A</sub> = +85°C              |                                                                           |                         |       |      | 0.75 | 3.30  | μA |
|                          |                                    |                                                                            | T <sub>A</sub> = +105°C             |                                                                           |                         |       |      | 2.94 | 15.30 | μA |

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 32 MHz

$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 16 MHz

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$


**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )**

| Parameter                                                         | Symbol                           | Conditions                                                   |                                                              | HS (high-speed main) Mode    |                          | Unit |
|-------------------------------------------------------------------|----------------------------------|--------------------------------------------------------------|--------------------------------------------------------------|------------------------------|--------------------------|------|
|                                                                   |                                  |                                                              |                                                              | MIN.                         | MAX.                     |      |
| SCKp cycle time <sup>Note 5</sup>                                 | $t_{\text{KCY2}}$                | $4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | $20\text{ MHz} < f_{\text{MCK}}$                             | $16/f_{\text{MCK}}$          |                          | ns   |
|                                                                   |                                  |                                                              | $f_{\text{MCK}} \leq 20\text{ MHz}$                          | $12/f_{\text{MCK}}$          |                          | ns   |
|                                                                   |                                  | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ | $16\text{ MHz} < f_{\text{MCK}}$                             | $16/f_{\text{MCK}}$          |                          | ns   |
|                                                                   |                                  |                                                              | $f_{\text{MCK}} \leq 16\text{ MHz}$                          | $12/f_{\text{MCK}}$          |                          | ns   |
|                                                                   |                                  | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $16/f_{\text{MCK}}$          |                          | ns   |
|                                                                   |                                  |                                                              |                                                              | $12/f_{\text{MCK}}$ and 1000 |                          | ns   |
| SCKp high-/low-level width                                        | $t_{\text{KH2}}, t_{\text{KL2}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $t_{\text{KCY2}}/2 - 14$     |                          | ns   |
|                                                                   |                                  | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $t_{\text{KCY2}}/2 - 16$     |                          | ns   |
|                                                                   |                                  | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $t_{\text{KCY2}}/2 - 36$     |                          | ns   |
| Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>            | $t_{\text{SIK2}}$                | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $1/f_{\text{MCK}} + 40$      |                          | ns   |
|                                                                   |                                  | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $1/f_{\text{MCK}} + 60$      |                          | ns   |
| Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>           | $t_{\text{KSI2}}$                | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                                                              | $1/f_{\text{MCK}} + 62$      |                          | ns   |
| Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup> | $t_{\text{KS02}}$                | $C = 30\text{ pF}$ <sup>Note 4</sup>                         | $2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                              | $2/f_{\text{MCK}} + 66$  | ns   |
|                                                                   |                                  |                                                              | $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$ |                              | $2/f_{\text{MCK}} + 113$ | ns   |

- Notes**
1. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ . The Slp setup time becomes “to SCKp $\downarrow$ ” when  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .
  2. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ . The Slp hold time becomes “from SCKp $\downarrow$ ” when  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .
  3. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ . The delay time to SOp output becomes “from SCKp $\uparrow$ ” when  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .
  4. C is the load capacitance of the SOp output lines.
  5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),  
n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
  2.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,  
n: Channel number (mn = 00 to 03, 10 to 13))

**CSI mode connection diagram (during communication at same potential)**



**(4) During communication at same potential (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions                                                                                                          | HS (high-speed main) Mode                    |                      | Unit |
|-------------------------------|---------------------|---------------------------------------------------------------------------------------------------------------------|----------------------------------------------|----------------------|------|
|                               |                     |                                                                                                                     | MIN.                                         | MAX.                 |      |
| SCLr clock frequency          | $f_{\text{SCL}}$    | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ |                                              | 400 <sup>Note1</sup> | kHz  |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  |                                              | 100 <sup>Note1</sup> |      |
| Hold time when SCLr = "L"     | $t_{\text{LOW}}$    | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 1200                                         |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 4600                                         |                      | ns   |
| Hold time when SCLr = "H"     | $t_{\text{HIGH}}$   | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 1200                                         |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 4600                                         |                      | ns   |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | $1/f_{\text{MCK}} + 220$<br><sup>Note2</sup> |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | $1/f_{\text{MCK}} + 580$<br><sup>Note2</sup> |                      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 0                                            | 770                  | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 0                                            | 1420                 | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{\text{MCK}}/4$ .2. Set the  $f_{\text{MCK}}$  value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the normal input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

- Remarks**
- $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance
  - r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
  - $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter                                              | Symbol     | Conditions                                                                                                                                        | HS (high-speed main) Mode |      | Unit |
|--------------------------------------------------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|------|
|                                                        |            |                                                                                                                                                   | MIN.                      | MAX. |      |
| Slp setup time<br>(to SCKp↓) <sup>Note</sup>           | $t_{SIK1}$ | $4.0\text{ V} \leq EV_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$  | 88                        |      | ns   |
|                                                        |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 88                        |      | ns   |
|                                                        |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 220                       |      | ns   |
| Slp hold time<br>(from SCKp↓) <sup>Note</sup>          | $t_{KSI1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|                                                        |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|                                                        |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp↑ to<br>SOp output <sup>Note</sup> | $t_{KSO1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |                           | 50   | ns   |
|                                                        |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                           | 50   | ns   |
|                                                        |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                           | 50   | ns   |

**Note** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) =  $V_{SS}$  (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (–) =  $V_{SS}$ )

| Parameter                                      | Symbol          | Conditions                                                                                                                              |                                              | MIN.                           | TYP. | MAX.       | Unit          |
|------------------------------------------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|--------------------------------|------|------------|---------------|
| Resolution                                     | RES             |                                                                                                                                         |                                              | 8                              |      | 10         | bit           |
| Overall error <sup>Note 1</sup>                | AINL            | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                | 1.2  | $\pm 7.0$  | LSB           |
| Conversion time                                | $t_{CONV}$      | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26                                                                       | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125                          |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875                         |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
|                                                |                 | 10-bit resolution<br>Target pin: Internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375                          |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625                         |      | 39         | $\mu\text{s}$ |
|                                                |                 |                                                                                                                                         | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub> | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub> | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE             | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 4.0$  | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE             | 10-bit resolution                                                                                                                       | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 2.0$  | LSB           |
| Analog input voltage                           | $V_{AIN}$       | ANI0 to ANI14                                                                                                                           |                                              | 0                              |      | $V_{DD}$   | V             |
|                                                |                 | ANI16 to ANI26                                                                                                                          |                                              | 0                              |      | $EV_{DD0}$ | V             |
|                                                |                 | Internal reference voltage output<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                              | $V_{BGR}$ <sup>Note 3</sup>    |      |            | V             |
|                                                |                 | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |                                              | $V_{TMPS25}$ <sup>Note 3</sup> |      |            | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

## 4. PACKAGE DRAWINGS

### 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP  
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP  
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP  
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP  
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12            |




©2012 Renesas Electronics Corporation. All rights reserved.

## 4.12 80-pin Products

R5F100MFAFA, R5F100MGFAFA, R5F100MHAFA, R5F100MJFAFA, R5F100MKAFA, R5F100MLAFA  
 R5F101MFAFA, R5F101MGFAFA, R5F101MHAFA, R5F101MJFAFA, R5F101MKAFA, R5F101MLAFA  
 R5F100MFDFA, R5F100MGDFA, R5F100MHDFA, R5F100MJDFA, R5F100MKDFA, R5F100MLDFA  
 R5F101MFDFA, R5F101MGDFA, R5F101MHDFA, R5F101MJDFA, R5F101MKDFA, R5F101MLDFA  
 R5F100MFGFA, R5F100MGGFA, R5F100MHGFA, R5F100MJGFA

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP80-14x14-0.65 | PLQP0080JB-E | P80GC-65-UBT-2 | 0.69            |



© 2012 Renesas Electronics Corporation. All rights reserved.