

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	15
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1017edna-u0

Table 1-1. List of Ordering Part Numbers

(3/12)

Pin count	Package	Data flash	Fields of Application	Ordering Part Number
			Note	
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	Mounted	A G	R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CAALA#W0, R5F100CBALA#W0, R5F100CEALA#W0, R5F100CGALA#W0 R5F100CAGLA#W0 R5F100CAGLA#U0, R5F100CAGLA#U0, R5F100CBA#U0, R5F100CBA#U0 R5F100CAGLA#W0, R5F100CAGLA#W0 R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0, R5F100CAGLA#W0
		Not mounted	A	R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0,
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	Mounted	A	R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0 R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0,
			D	R5F100EHANA#W0 R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0
			G	R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EFGNA#W0, R5F100EHGNA#W0
		Not mounted	A D	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EEDNA#U0, R5F101EEDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0, R5F101EDDNA#W0,


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.7 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to Vss.

1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

	Item 40-pin 44-pin 48-pin								nin	64-pin	
	item		<u> </u>	44	i			52-	-pin I		İ
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
		100	101	100	101	100	101	100	101	100	101
		Ex	Ex	×	×	χ Ω	ωx	×	×	Ž	Ž
Code flash me	emory (KB)	16 to	o 192	16 t	o 512	16 t	16 to 512 32 to 512		o 512	32 to 512	
Data flash me	emory (KB)	4 to 8	-	4 to 8	_	4 to 8	-	4 to 8	_	4 to 8	_
RAM (KB)		2 to ⁻	2 to 16 ^{Note1} 2 to 32 ^{Note1} 2 to 32 ^{Note1} 2 to 32 ^{Note1} 2 to 32 ^{Note1}								
Address space	e	1 MB									
Main system clock	High-speed system clock	HS (High HS (High LS (Low-	n-speed ma n-speed ma speed ma	ain) mode ain) mode in) mode:	on, externa : 1 to 20 l : 1 to 16 l 1 to 8 M e: 1 to 4 M	MHz (V _{DD} : MHz (V _{DD} : IHz (V _{DD} =	= 2.7 to 5. = 2.4 to 5. 1.8 to 5.5	5 V), 5 V), V),	CLK)		
	High-speed on-chip oscillator	HS (High LS (Low-	(High-speed main) mode: 1 to 32 MHz (V_{DD} = 2.7 to 5.5 V), (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)								
Subsystem cl	ock		T1 (crystal) oscillation, external subsystem clock input (EXCLKS) 2.768 kHz								
Low-speed or	n-chip oscillator	15 kHz (TYP.)								
General-purp	ose registers	(8-bit reg	ister × 8)	× 4 banks							
Minimum insti	ruction execution time	0.03125	μs (High-s	speed on-	chip oscilla	tor: fin = 3	2 MHz op	eration)			
		0.05 <i>μ</i> s (High-spee	ed system	clock: fmx	= 20 MHz	operation)			
		30.5 μs (Subsyster	n clock: fs	ыв = 32.76	8 kHz ope	ration)				
Instruction se	t	AdderMultipl	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 								
I/O port	Total	3	36	4	40	2	14	4	18	5	58
	CMOS I/O	(N-ch (28 O.D. I/O ithstand ge]: 10)	(N-ch [V _{DD} w	31 O.D. I/O rithstand ge]: 10)	(N-ch (34 O.D. I/O ithstand je]: 11)	(N-ch (38 O.D. I/O ithstand ge]: 13)	(N-ch (18 O.D. I/O ithstand ge]: 15)
	CMOS input		5		5		5		5		5
	CMOS output		=		=		1		1		1
	N-ch O.D. I/O (withstand voltage: 6 V)		3		4		4		4		4
Timer	16-bit timer					8 cha	nnels				
	Watchdog timer					1 cha	annel				
	Real-time clock (RTC)					1 cha	annel				
	12-bit interval timer (IT)				-		annel				
	Timer output	outputs: 3 8 channels	hannels (PWM puts: 3 Note 2), 8 channels (PWM outputs: 7 Note 2) Note 3 Note 2), hannels (PWM outputs: 7 Note 2) Note 3 Note 2)								
	RTC output	1 channe • 1 Hz (s		ı clock: fsu	ıв = 32.768	3 kHz)					

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
	EV _{DD0} , EV _{DD1}	EV _{DD0} = EV _{DD1}	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	V _I 3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	Vo ₁	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		V
	V ₀₂	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2,3}	V
	V _{Al2}	ANI0 to ANI14	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. AV_{REF} (+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(12 10 10 100 0, 110 1	1	10 1, 100 0 1,	,			1	1
Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fıн			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \le V_{DD} < 1.8~V$	-5.0		+5.0	%
		–40 to –20 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \le V_{DD} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fiL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.54	1.63	mA
current	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.54	1.63	mA
				$f_{IH} = 24 \text{ MHz}^{\text{Note 4}}$	V _{DD} = 5.0 V		0.44	1.28	mA
					V _{DD} = 3.0 V		0.44	1.28	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-	fih = 8 MHz Note 4	V _{DD} = 3.0 V		260	530	μА
			speed main) mode Note 7		V _{DD} = 2.0 V		260	530	μА
			LV (low-	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		420	640	μA
			voltage main) mode		V _{DD} = 2.0 V		420	640	μА
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.60	mA
				$V_{DD} = 5.0 \text{ V}$	Resonator connection		0.26	0.67	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.60	mA
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.26	0.67	mA
			LS (low-	$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μΑ
			speed main) mode Note 7	V _{DD} = 3.0 V	Resonator connection		145	380	μΑ
			mode	$f_{MX} = 8 MHz^{Note 3}$	Square wave input		95	330	μΑ
				$V_{DD} = 2.0 \text{ V}$	Resonator connection		145	380	μΑ
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μΑ
			clock	T _A = -40°C	Resonator connection		0.44	0.76	μΑ
			operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μΑ
				T _A = +25°C	Resonator connection		0.49	0.76	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.37	1.17	μΑ
				T _A = +50°C	Resonator connection		0.56	1.36	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.53	1.97	μΑ
				T _A = +70°C	Resonator connection		0.72	2.16	μA
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.82	3.37	μΑ
				T _A = +85°C	Resonator connection		1.01	3.56	μΑ
	IDD3 Note 6	STOP	T _A = -40°C				0.18	0.50	μΑ
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	μА
			T _A = +50°C				0.30	1.10	μА
			T _A = +70°C				0.46	1.90	μА
			T _A = +85°C				0.75	3.30	μΑ

(Notes and Remarks are listed on the next page.)



- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (hig	h-speed Mode	LS (low	r-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	8/fмск				_		ns
Note 5		V	fмcк ≤ 20 MHz	6/fмск		6/ƒмск		6/ƒмск		ns
		$2.7~V \leq EV_{DD0} \leq 5.5$	16 MHz < fмск	8/fмск		_		_		ns
		V	fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \le EV_{DD0} \le 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tkH2,	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7~\text{V} \leq \text{EV}_\text{DD0} \leq 5.5~\text{V}$		tксу2/2 — 8		tксу2/2 - 8		tксу2/2 - 8		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 18		tксу2/2 - 18		tксу2/2 - 18		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 66		tксү2/2 - 66		tксү2/2 - 66		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		tkcy2/2 - 66		tkcy2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (1/2)$

Parameter	Symbol	ĺ	≤ VDD ≤ 5.5 V, Vss =	HS (high- main) ode	LS (low		-	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1		$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$	24 MHz < fmck	14/ fмск		_		_		ns
			20 MHz < fмcκ ≤ 24 MHz	12/ fмск						ns
			8 MHz < fмcк ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fmck ≤ 4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	24 MHz < fмск	20/ fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	16/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/ fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$	24 MHz < fмск	48/ fмск		_		_		ns
		2	20 MHz < fмcк ≤ 24 MHz	36/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/ fмск		_		_		ns
			8 MHz < f _{MCK} ≤ 16 MHz	26/ fмск						ns
			4 MHz < f _{MCK} ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмcк ≤ 4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

<R>

(3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	HS (high-speed main) Mode		LS (low-speed main) Mode			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fcLk≥ 10 MHz	$2.7~V \le EV_{DD0} \le 5.5~V$	0	1000	_		_		kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	0.26		_	_	_	_	μS
Hold time ^{Note 1}	thd:STA	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	5 V	0.26		_	-	_	_	μS
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD0} ≤ 5.5	2.7 V ≤ EV _{DD0} ≤ 5.5 V			_		_		μS
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	0.26		_	-	_	-	μS
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	50		_	-	_	_	μS
Data hold time (transmission) ^{Note 2}	thd:dat	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	0	0.45	_	-	_	_	μS
Setup time of stop condition	tsu:sto	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	0.26			_	_	_	μs
Bus-free time	tbuf	2.7 V ≤ EV _{DD0} ≤ 5.5	5 V	0.5		_	_	_	_	μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \ pF, \ R_b = 1.1 \ k\Omega$

IICA serial transfer timing



Remark n = 0, 1

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANIO to ANI14,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI26	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14	•	0		V _{DD}	V
		ANI16 to ANI26		0		EV _{DD0}	٧
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
		Temperature sensor output (2.4 V \leq VDD \leq 5.5 V, HS (hi	•		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(Ta = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD0 = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		V _{BGR} Note 3	٧

- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
 - 4. When reference voltage (-) = Vss, the MAX. values are as follows.
 Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
 Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
 Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to +105°C R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 - 4. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to $+105^{\circ}C$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to +85°C, see CHAPTER 2 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to +85°C).

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}$ C)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Application				
	A: Consumer applications, D: Industrial applications	G: Industrial applications			
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C			
Operating mode Operating voltage range	HS (high-speed main) mode: $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V} \textcircled{0} 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V} \textcircled{0} 1 \text{ MHz to } 16 \text{ MHz}$ $LS \text{ (low-speed main) mode:}$ $1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V} \textcircled{0} 1 \text{ MHz to } 8 \text{ MHz}$ $LV \text{ (low-voltage main) mode:}$ $1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V} \textcircled{0} 1 \text{ MHz to } 4 \text{ MHz}$	HS (high-speed main) mode only: $2.7~V \le V_{DD} \le 5.5~V @ 1~MHz~to~32~MHz$ $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz~to~16~MHz$			
High-speed on-chip oscillator clock accuracy	1.8 V \leq V _{DD} \leq 5.5 V \pm 1.0%@ TA = -20 to +85°C \pm 1.5%@ TA = -40 to -20°C 1.6 V \leq V _{DD} $<$ 1.8 V \pm 5.0%@ TA = -20 to +85°C \pm 5.5%@ TA = -40 to -20°C	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ $\pm 2.0\%@ \text{ T}_{A} = +85 \text{ to } +105^{\circ}\text{C}$ $\pm 1.0\%@ \text{ T}_{A} = -20 \text{ to } +85^{\circ}\text{C}$ $\pm 1.5\%@ \text{ T}_{A} = -40 \text{ to } -20^{\circ}\text{C}$			
Serial array unit	UART CSI: fclk/2 (supporting 16 Mbps), fclk/4 Simplified I ² C communication	UART CSI: fclk/4 Simplified I ² C communication			
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode			
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)			

(Remark is listed on the next page.)



(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (2/2)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit				
Supply	I _{DD2}	HALT	HS (high-	fih = 32 MHz Note 4	V _{DD} = 5.0 V		0.54	2.90	mA			
current	Note 2 mode	Mode 2 mode	e speed main) mode Note 7		V _{DD} = 3.0 V		0.54	2.90	mA			
				fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	2.30	mA			
					V _{DD} = 3.0 V		0.44	2.30	mA			
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.70	mA			
					V _{DD} = 3.0 V		0.40	1.70	mA			
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA			
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA			
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA			
				V _{DD} = 3.0 V	Resonator connection		0.45	2.00	mA			
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA			
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA			
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA			
		Subsystem clock operation	V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA				
			fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μА				
				T _A = -40°C	Resonator connection		0.44	0.76	μА			
			operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μА			
					T _A = +25°C	Resonator connection		0.49	0.76	μА		
							fsub = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μА
					T _A = +50°C	Resonator connection		0.56	1.36	μА		
					fsub = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μА		
				T _A = +70°C	Resonator connection		0.72	2.16	μА			
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μА			
				T _A = +85°C	Resonator connection		1.01	3.56	μА			
				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μА			
				T _A = +105°C	Resonator connection		3.20	15.56	μА			
			T _A = -40°C				0.18	0.50	μА			
	mode ^{Note}	mode ^{Note 8} $ T_A = +25^{\circ}C $ $ T_A = +50^{\circ}C $ $ T_A = +70^{\circ}C $	T _A = +25°C				0.23	0.50	μА			
			T _A = +50°C				0.30	1.10	μА			
						0.46	1.90	μА				
			T _A = +85°C	T _A = +85°C			0.75	3.30	μА			
			T _A = +105°C				2.94	15.30	μА			

(Notes and Remarks are listed on the next page.)


- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 32~MHz $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$ to 16~MHz

- **8.** Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate Note 1				fmck/12 Note 2	bps
		Theoretical value of the maximum transfer rate fclk = 32 MHz, fMck = fclk		2.6	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDDO < VDD.


 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13))

3.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit		
			Standard Mode		Fast Mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk ≥ 3.5 MHz	-	_	0	400	kHz
		Standard mode: fclk ≥ 1 MHz	0	100	ı	-	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time ^{Note 1}	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		μS
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μS
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission) Note 2	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μS
Bus-free time	t BUF		4.7		1.3		μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1

<R>

3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.4~V \le V_{DD} \le 5.5~V$	1		32	MHz
Number of code flash rewrites	Cerwr	Retained for 20 years TA = 85°C Note 4	1,000			Times
Number of data flash rewrites		Retained for 1 years TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C Note 4	100,000			
		Retained for 20 years TA = 85°C Note 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library.
 - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4. This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JKAFA, R5F100JLAFA


R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JJAFA, R5F101JJAFA, R5F101JJAFA, R5F101JAFA, R5F101JKAFA, R5F101JLAFA

R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JDFA, R5F100JPA, R R5F100JKDFA, R5F100JLDFA

R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JDFA, R5 R5F101JKDFA, R5F101JLDFA

R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.

(UNIT:mm)