

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	15
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	25-WFLGA
Supplier Device Package	25-LGA (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1018dala-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Table 1-1. List of Ordering Part Numbers

				(2/12)
Pin	Package	Data	Fields of	Ordering Part Number
count		flash	Application	
			Note	
25 pins	25-pin plastic	Mounted	А	R5F1008AALA#U0, R5F1008CALA#U0, R5F1008DALA#U0,
<b>_</b> o po	WFLGA ( $3 \times 3$ mm,	mountou		R5F1008EALA#U0
				R5F1008AALA#W0, R5F1008CALA#W0, R5F1008DALA#W0,
	0.5 mm pitch)			R5F1008EALA#W0
			G	R5F1008AGLA#U0, R5F1008CGLA#U0, R5F1008DGLA#U0,
				R5F1008EGLA#U0
				R5F1008AGLA#W0, R5F1008CGLA#W0, R5F1008DGLA#W0,
				R5F1008EGLA#W0
		Not	А	R5F1018AALA#U0, R5F1018CALA#U0, R5F1018DALA#U0,
		mounted		R5F1018EALA#U0
				R5F1018AALA#W0, R5F1018CALA#W0, R5F1018DALA#W0,
				R5F1018EALA#W0
30 pins	30-pin plastic LSSOP	Mounted	А	R5F100AAASP#V0, R5F100ACASP#V0, R5F100ADASP#V0,
	(7.62 mm (300), 0.65			R5F100AEASP#V0, R5F100AFASP#V0, R5F100AGASP#V0
	mm pitch)			R5F100AAASP#X0, R5F100ACASP#X0, R5F100ADASP#X0
			<b>D</b>	R5F100AEASP#X0, R5F100AFASP#X0, R5F100AGASP#X0
			D	R5F100AADSP#V0, R5F100ACDSP#V0, R5F100ADDSP#V0, R5F100AEDSP#V0, R5F100AFDSP#V0, R5F100AGDSP#V0
				R5F100ADSP#X0, R5F100ACDSP#X0, R5F100ADDSP#X0, R5F100ADDSP#X0,
				R5F100AEDSP#X0, R5F100AFDSP#X0, R5F100AGDSP#X0,
			G	R5F100AAGSP#V0, R5F100ACGSP#V0,
			U	R5F100ADGSP#V0,R5F100AEGSP#V0,
				R5F100AFGSP#V0, R5F100AGGSP#V0
				R5F100AAGSP#X0, R5F100ACGSP#X0,
				R5F100ADGSP#X0,R5F100AEGSP#X0,
				R5F100AFGSP#X0, R5F100AGGSP#X0
		Not	А	R5F101AAASP#V0, R5F101ACASP#V0, R5F101ADASP#V0,
				R5F101AEASP#V0, R5F101AFASP#V0, R5F101AGASP#V0
		mounted		R5F101AAASP#X0, R5F101ACASP#X0, R5F101ADASP#X0,
				R5F101AEASP#X0, R5F101AFASP#X0, R5F101AGASP#X0
			D	R5F101AADSP#V0, R5F101ACDSP#V0, R5F101ADDSP#V0,
				R5F101AEDSP#V0, R5F101AFDSP#V0, R5F101AGDSP#V0
				R5F101AADSP#X0, R5F101ACDSP#X0, R5F101ADDSP#X0,
				R5F101AEDSP#X0, R5F101AFDSP#X0, R5F101AGDSP#X0
32 pins	32-pin plastic	Mounted	А	R5F100BAANA#U0, R5F100BCANA#U0, R5F100BDANA#U0,
•	HWQFN (5 $\times$ 5 mm,			R5F100BEANA#U0, R5F100BFANA#U0, R5F100BGANA#U0
	0.5 mm pitch)			R5F100BAANA#W0, R5F100BCANA#W0, R5F100BDANA#W0,
	0.0 mm pitch)		_	R5F100BEANA#W0, R5F100BFANA#W0, R5F100BGANA#W0
			D	R5F100BADNA#U0, R5F100BCDNA#U0, R5F100BDDNA#U0,
				R5F100BEDNA#U0, R5F100BFDNA#U0, R5F100BGDNA#U0
				R5F100BADNA#W0, R5F100BCDNA#W0, R5F100BDDNA#W0,
			0	R5F100BEDNA#W0, R5F100BFDNA#W0, R5F100BGDNA#W0
			G	R5F100BAGNA#U0, R5F100BCGNA#U0, R5F100BDGNA#U0,
				R5F100BEGNA#U0, R5F100BFGNA#U0, R5F100BGGNA#U0 R5F100BAGNA#W0, R5F100BCGNA#W0, R5F100BDGNA#W0,
				R5F100BAGNA#W0, R5F100BCGNA#W0, R5F100BDGNA#W0, R5F100BEGNA#W0, R5F100BFGNA#W0, R5F100BGGNA#W0
		Net	A	R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0,
		Not		R5F101BAANA#00, R5F101BCANA#00, R5F101BDANA#00, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0
		mounted		R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0,
				R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0
			D	R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0,
				R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0
				R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0,
	1	1	1	R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



# 1.3.10 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)






Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)




Cautions 1. Make EVsso pin the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDD0 pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
  - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the V<sub>SS</sub> and EV<sub>SS0</sub> pins to separate ground lines.
  - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



Bottom View

• 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	P05/TI05/TO05	C1	P51/INTP2/SO11	E1	P13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04)	G1	P146
A2	P30/INTP3/RTC1HZ /SCK11/SCL11	C2	P71/KR1/SI21/SDA21	E2	P14/RxD2/SI20/SDA20 /(SCLA0)/(TI03)/(TO03)	G2	P25/ANI5
A3	P70/KR0/SCK21 /SCL21	СЗ	P74/KR4/INTP8/SI01 /SDA01	E3	P15/SCK20/SCL20/ (TI02)/(TO02)	G3	P24/ANI4
A4	P75/KR5/INTP9 /SCK01/SCL01	C4	P52/(INTP10)	E4	P16/TI01/TO01/INTP5 /(SI00)/(RxD0)	G4	P22/ANI2
A5	P77/KR7/INTP11/ (TxD2)	C5	P53/(INTP11)	E5	P03/ANI16/SI10/RxD1 /SDA10	G5	P130
A6	P61/SDAA0	C6	P63	E6	P41/TI07/TO07	G6	P02/ANI17/SO10/TxD1
A7	P60/SCLA0	C7	Vss	E7	RESET	G7	P00/TI00
A8	EVDD0	C8	P121/X1	E8	P137/INTP0	G8	P124/XT2/EXCLKS
B1	P50/INTP1/SI11 /SDA11	D1	P55/(PCLBUZ1)/ (SCK00)	F1	P10/SCK00/SCL00/ (TI07)/(TO07)	H1	P147/ANI18
B2	P72/KR2/SO21	D2	P06/TI06/TO06	F2	P11/SI00/RxD0 /TOOLRxD/SDA00/ (TI06)/(TO06)	H2	P27/ANI7
В3	P73/KR3/SO01	D3	P17/TI02/TO02/ (SO00)/(TxD0)	F3	P12/SO00/TxD0 /TOOLTxD/(INTP5)/ (TI05)/(TO05)	H3	P26/ANI6
B4	P76/KR6/INTP10/ (RxD2)	D4	P54	F4	P21/ANI1/AVREFM	H4	P23/ANI3
B5	P31/TI03/TO03 /INTP4/(PCLBUZ0)	D5	P42/TI04/TO04	F5	P04/SCK10/SCL10	H5	P20/ANI0/AVREFP
B6	P62	D6	P40/TOOL0	F6	P43	H6	P141/PCLBUZ1/INTP7
B7	Vdd	D7	REGC	F7	P01/TO00	H7	P140/PCLBUZ0/INTP6
B8	EVsso	D8	P122/X2/EXCLK	F8	P123/XT1	H8	P120/ANI19

Cautions 1. Make EVsso pin the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDD0 pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 1.5 Block Diagram

# 1.5.1 20-pin products





[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

#### Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	lt a sa	40				40		50		(1/2	/	
	Item	40-		44-	pin		pin	52-	pin	64-	pin	
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx	
Code flash m	nemory (KB)	16 to	o 192	16 t	o 512	16 t	o 512	32 to	o 512	32 to	512	
Data flash m	emory (KB)	4 to 8	_	4 to 8	-	4 to 8	_	4 to 8	_	4 to 8	-	
RAM (KB)		2 to 1	16 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 3	32 <sup>Note1</sup>	2 to 32 <sup>Note1</sup>		
Address spa	ce	1 MB										
Main system clock	High-speed system clock	HS (High HS (High LS (Low-	-speed m -speed m speed ma	c) oscillatio ain) mode ain) mode in) mode: ain) mode	1 to 20 l 1 to 16 l 1 to 8 M	MHz (Vdd = MHz (Vdd = Hz (Vdd =	= 2.7 to 5. = 2.4 to 5. 1.8 to 5.5	5 V), V),	CLK)			
	High-speed on-chip oscillator	HS (High LS (Low-	-speed m speed ma	ain) mode ain) mode in) mode: ain) mode	1 to 16 M 1 to 8 M	MHz (Vdd = Hz (Vdd =	= 2.4 to 5.5 1.8 to 5.5	5 V), V),				
Subsystem c	lock	XT1 (crys 32.768 k	,	ation, exte	rnal subsy	/stem cloc	k input (E)	KCLKS)				
Low-speed o	n-chip oscillator	15 kHz (	ΓYP.)									
General-purp	oose registers	(8-bit reg	ister $\times$ 8)	× 4 banks								
Minimum ins	truction execution time	0.03125	$\mu$ s (High-s	speed on-o	hip oscilla	ator: fін = 3	2 MHz op	eration)				
		0.05 <i>μ</i> s (	High-spee	ed system	clock: f <sub>MX</sub>	= 20 MHz	operation)					
		30.5 μs (	Subsyster	n clock: fs	ив = 32.76	8 kHz ope	ration)					
Instruction se	ət	<ul><li>Adder</li><li>Multipl</li></ul>	ication (8	actor/logic bits $\times$ 8 bit	s)			and Boole	ean opera	tion), etc.		
I/O port	Total	0	36	4	10	4	14	2	18	5	8	
	CMOS I/O	(N-ch ( [V <sub>DD</sub> wi	28 D.D. I/O ithstand je]: 10)	(N-ch ( [V <sub>DD</sub> w	31 D.D. I/O ithstand je]: 10)	(N-ch ( [V <sub>DD</sub> w	34 D.D. I/O ithstand je]: 11)	(N-ch ( [V <sub>DD</sub> wi	38 D.D. I/O ithstand je]: 13)	4 (N-ch C [V₀₀ wit voltag	D.D. I/C thstanc	
	CMOS input		5		5		5		5	5	5	
	CMOS output				_		1		1	1	1	
	N-ch O.D. I/O (withstand voltage: 6 V)	:	3		4		4		4	4	1	
Timer	16-bit timer					8 cha	nnels					
	Watchdog timer					1 cha	annel					
	Real-time clock (RTC)					1 cha	annel					
	12-bit interval timer (IT)						annel					
	Timer output	4 channels outputs: 3 8 channels outputs: 7	<sup>Note 2</sup> ), s (PWM	5 channe 8 channe	ls (PWM o ls (PWM o	utputs: 4 <sup>∾</sup> utputs: 7 <sup>∾</sup>	ote <sup>2</sup> ), ote <sup>2</sup> ) Note <sup>3</sup>			8 channels outputs: 7		
	RTC output	1 channe • 1 Hz (s		i clock: fsu	B = 32 768	kHz)						

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

- R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H
- R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H
  - Start address F7F00H

R5F100xL, R5F101xL (x = F, G, J, L): For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

<sup>3.</sup> When setting to PIOR = 1

lt o	m	40	nin	11	nin	10	nin	EO	nin	64	(2) nin
Ite		40-			-pin		-pin	52	-pin I		-pin
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
Clock output/buzz	er output	2 2 2 2 2									2
·		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f<sub>SUB</sub> = 32.768 kHz operation)</li> </ul>									
8/10-bit resolution	A/D converter	9 channe	ls	10 chanr	nels	10 chanr	nels	12 chan	nels	12 chanr	nels
Serial interface		[40-pin, 4	4-pin prod	ducts]							
		<ul> <li>CSI: 1 channel/simplified l<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>CSI: 1 channel/simplified l<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>[48-pin, 52-pin products]</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>[64-pin products]</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> </ul>									
	I <sup>2</sup> C bus	1 channe		1 channe		1 channe		1 channe	J LIN-bus):	1 channe	
Multiplier and divid		• 16 bits	× 16 bits =	= 32 bits (L = 32 bits (L	Jnsigned o			1 onanna		1 onume	
		• 16 bits	× 16 bits +	- 32 bits =	32 bits (U	nsigned or	r signed)				
DMA controller		2 channe	ls								
Vectored	Internal	2	27	:	27	2	27		27	2	27
interrupt sources	External		7		7		10		12		13
Key interrupt			4		4		6		8		8
Reset		<ul> <li>Interna</li> <li>Interna</li> <li>Interna</li> <li>Interna</li> <li>Interna</li> </ul>	I reset by I reset by I reset by I reset by	watchdog power-on- voltage de	reset etector ruction ex sy error	ecution <sup>Note</sup>					
Power-on-reset ci	rcuit		on-reset: down-res	1.51 V et: 1.50 V	. ,						
Voltage detector		<ul><li>Rising</li><li>Falling</li></ul>	-			14 stages 14 stages					
On-chip debug fur	nction	Provided									
Power supply volta				$T_A = -40 \text{ to}$ $T_A = -40 \text{ to}$							
Operating ambien	t temperature	$T_A = 40 to$	o +85°C (/		ner applica	itions, D: Ii ations)	ndustrial a	pplication	s)		

<R>

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	Iol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			70.0	mA
		P37,	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			15.0	mA
	P125 to P127, P130, P	P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	$1.8~V \leq EV_{\text{DD0}} < 2.7~V$			9.0	mA
		(	$1.6~V \leq EV_{\text{DD0}} < 1.8~V$			4.5	mA
			$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			80.0	mA
		P31, P50 to P57, P60 to P67,	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			35.0	mA
		P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146,	$1.8~V \leq EV_{\text{DD0}} < 2.7~V$			20.0	mA
		P147 (When duty $\leq 70\%^{\text{Note 3}}$ )	$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			10.0	mA
		Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$ )				150.0	mA
	Iol2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$ )	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			5.0	mA

# $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = EV_{DD1} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$ (2/5)

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
  - 2. However, do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and  $I_{OL} = 10.0 \text{ mA}$ 

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 32 MHz
      - 2.4 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 16 MHz
    - LS (low-speed main) mode:  $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$  @ 1 MHz to 8 MHz
    - LV (low-voltage main) mode: 1.6 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 4 MHz
  - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



# 2.5 Peripheral Functions Characteristics

#### AC Timing Test Points



# 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode) (T<sub>A</sub> = -40 to +85°C, 1.6 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol		Conditions	、 U	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V≤ EV	5.5  V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.8 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fMCK/6 Note 2		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$	_	_		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$	_	_		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$ .

 $2.4~V \leq EV_{\text{DD0}}$  < 2.7 V : MAX. 2.6 Mbps

- $1.8~\text{V} \leq \text{EV}_\text{DD0} < 2.4~\text{V}$  : MAX. 1.3 Mbps
- $1.6~V \leq EV_{\text{DD0}} < 1.8~V$  : MAX. 0.6 Mbps
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{lll} \text{HS (high-speed main) mode:} & 32 \ \text{MHz} \ (2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \end{array}$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol		Conditions	HS (hig	h-speed Mode	LS (low		`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> ксү1	tксү1 ≥ 4/fc∟к	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \end{array}$	1150		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DI}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$	4.0 V,	tксү1/2 – 75		tксү1/2 – 75		tксү1/2 – 75		ns
		$C_b = 30 \text{ pF},$ 2.7 V $\leq EV_{DI}$ 2.3 V $\leq V_b \leq$ $C_b = 30 \text{ pF},$	<sub>20</sub> < 4.0 V, 2.7 V,	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$1.8 V \le EV_{DI}$ $1.6 V \le V_b \le C_b = 30 \text{ pF},$	2.0 V <sup>Note</sup> ,	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
SCKp low-level width	tĸ∟ı	$4.0 \text{ V} \leq \text{EV}_{\text{DI}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 30 \text{ pF},$	∞ ≤ 5.5 V, 4.0 V,	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DI} \\ 2.3 \ V \leq V_b \leq \end{array}$	<sub>00</sub> < 4.0 V, 2.7 V,	tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$\label{eq:cb} \begin{split} &C_{\rm b} = 30 \ p F, \\ &1.8 \ V \leq E V_{\rm DI} \\ &1.6 \ V \leq V_{\rm b} \leq \\ &C_{\rm b} = 30 \ p F, \end{split}$	<sup>00</sup> < 3.3 V, 2.0 V <sup>Note</sup> ,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Note Use it with  $EV_{DD0} \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)



<R>

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
  - 4. Values when the conversion time is set to 57  $\mu s$  (min.) and 95  $\mu s$  (max.).
  - 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to  $+105^{\circ}C$ R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
  - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
  - 4. Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^{\circ}C$  to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

**Remark** When RL78/G13 is used in the range of  $T_A = -40$  to +85°C, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = -40 to +85°C)**.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^{\circ}C$ )" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Ар	pplication
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	T <sub>A</sub> = -40 to +85°C	T <sub>A</sub> = -40 to +105°C
Operating mode Operating voltage range	$\begin{array}{l} \text{HS (high-speed main) mode:} \\ \text{2.7 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 32 MHz} \\ \text{2.4 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 16 MHz} \\ \text{LS (low-speed main) mode:} \\ \text{1.8 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 8 MHz} \\ \text{LV (low-voltage main) mode:} \\ \text{1.6 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 4 MHz} \end{array}$	HS (high-speed main) mode only: 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 32 MHz 2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V \\ \pm 5.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 5.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$	$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 2.0\% @ \ T_{A} = +85 \ to \ +105^{\circ}C \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$
Serial array unit	UART CSI: fcLk/2 (supporting 16 Mbps), fcLk/4 Simplified I <sup>2</sup> C communication	UART CSI: fcLk/4 Simplified I <sup>2</sup> C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)



### 3.4 AC Characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fmain)	HS (high-speed main) mode	$\frac{2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}}$	0.03125 0.0625		1 1	μs μs
		operationSubsystem clock (fsub) $2.4 V \le V_{DD} \le 5.5 V$ operation		28.5	30.5	31.3	μs	
		In the self	HS (high-speed	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
		programming mode		$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External system clock frequency	fex	$2.7 V \le V_{DD} \le$	≤ 5.5 V	•	1.0		20.0	MHz
		$2.4 V \le V_{DD}$	< 2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
evel width, low-level width		$2.4 V \le V_{DD}$	30			ns		
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
output frequency		main) mode	2.7 V	$\leq$ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	$\leq$ EV <sub>DD0</sub> < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			2.4 V	$\leq$ EV <sub>DD0</sub> < 2.7 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	<b>t</b> intl	INTP1 to INT	P11 2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	<b>t</b> ĸĸ	KR0 to KR7	2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl				10			μs


Note The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $2.4V \le EV_{DD0} < 2.7 \text{ V}$ : MIN. 125 ns

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$ 


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))



#### Simplified I<sup>2</sup>C mode mode connection diagram (during communication at same potential)



# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance
  - r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14),
    h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
  - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m

= 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



#### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) ( $T_A = -40$ to $+105^{\circ}C$ , 2.4 V $\leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5$ V. Vss = $EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol		Conditic	ns	. –	speed main) ode	Unit
					MIN.	MAX.	
Transfer rate		Reception	$4.0 \ V \ \leq \ EV_{\text{DD0}} \ \leq \ 5.5$			fмск/12 <sup>Note 1</sup>	bps
			V, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	Theoretical value of the maximum transfer rate fcLK = 32 MHz, fMCK = fcLK		2.6	Mbps
			$2.7 V \leq EV_{DD0} < 4.0$			fмск/12 <sup>Note 1</sup>	bps
			V, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	Theoretical value of the maximum transfer rate fcLK = 32 MHz, fMCK = fcLK		2.6	Mbps
			$\begin{array}{l} 2.4 \hspace{0.1 cm} V \hspace{0.1 cm} \leq \hspace{0.1 cm} \text{EV}_{\text{DD0}} \hspace{0.1 cm} < \hspace{0.1 cm} 3.3 \\ \text{V}, \end{array}$			fмск/12 Notes 1,2	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMck = fcLk		2.6	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The following conditions are required for low voltage interface when  $E_{VDD0}$  <  $V_{DD}.$  2.4 V  $\leq$   $EV_{DD0}$  < 2.7 V : MAX. 1.3 Mbps
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.**  $V_{b}[V]$ : Communication line voltage
  - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
  - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.





UART mode bit width (during communication at different potential) (reference)

 Remarks 1.
 Rb[Ω]:Communication line (TxDq) pull-up resistance,

 Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit
			MIN. MAX.		
SIp setup time	tsik1	$4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	162		ns
(to SCKp↑) <sup>Note</sup>		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	354		ns
		$C_b$ = 30 pF, $R_b$ = 2.7 k $\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$			
SIp hold time	tksi1	$4.0 \ V \le EV_{\text{DD0}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$	38		ns
(from SCKp↑) <sup>Note</sup>		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_{\text{b}} \le 2.7 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
Delay time from SCKp $\downarrow$ to	tkso1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$		200	ns
SOp output <sup>Note</sup>		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \le EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \le V_b \le 2.7 \ V,$		390	ns
		$C_{b}=30 \text{ pF},  \text{R}_{b}=2.7  \text{k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		966	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)
 (T<sub>1</sub> = 40 to ±105°C 2.4 V ≤ EVere = EVere ≤ Vere ≤ 5.5 V, Vere = EVere = 6.V)

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
  - 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

