



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 30-LSSOP (0.240", 6.10mm Width) |
| Supplier Device Package | 30-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101aaasp-v0 |

1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/G13



- Notes**
1. Products only for "A: Consumer applications ($T_A = -40$ to $+85^\circ\text{C}$)", and "G: Industrial applications ($T_A = -40$ to $+105^\circ\text{C}$)"
 2. Products only for "A: Consumer applications ($T_A = -40$ to $+85^\circ\text{C}$)", and "D: Industrial applications ($T_A = -40$ to $+85^\circ\text{C}$)"

Table 1-1. List of Ordering Part Numbers


(7/12)

| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|---|-------------|--|---|
| 52 pins | 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch) | Mounted | <p>A</p> <p>D</p> <p>G</p> | <p>R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, R5F100JJAFA#V0, R5F100JKAFa#V0, R5F100JLAFA#V0</p> <p>R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0, R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, R5F100JJAFA#X0, R5F100JKAFa#X0, R5F100JLAFA#X0</p> <p>R5F100JCDAFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, R5F100JFDAFA#V0, R5F100JGDFA#V0, R5F100JHDAFA#V0, R5F100JJDFA#V0, R5F100JKDAFA#V0, R5F100JLDAFA#V0</p> <p>R5F100JCDAFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, R5F100JFDAFA#X0, R5F100JGDFA#X0, R5F100JHDAFA#X0, R5F100JJDFA#X0, R5F100JKDAFA#X0, R5F100JLDAFA#X0</p> <p>R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, R5F100JFGFA#V0, R5F100JGGFA#V0, R5F100JHGFA#V0, R5F100JJGFA#V0</p> <p>R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, R5F100JFGFA#X0, R5F100JGGFA#X0, R5F100JHGFA#X0, R5F100JJGFA#X0</p> |
| | | Not mounted | <p>A</p> <p>D</p> | <p>R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0, R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, R5F101JJAFA#V0, R5F101JKAFa#V0, R5F101JLAFA#V0</p> <p>R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0, R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, R5F101JJAFA#X0, R5F101JKAFa#X0, R5F101JLAFA#X0</p> <p>R5F101JCDAFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, R5F101JFDAFA#V0, R5F101JGDFA#V0, R5F101JHDAFA#V0, R5F101JJDFA#V0, R5F101JKDAFA#V0, R5F101JLDAFA#V0</p> <p>R5F101JCDAFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, R5F101JFDAFA#X0, R5F101JGDFA#X0, R5F101JHDAFA#X0, R5F101JJDFA#X0, R5F101JKDAFA#X0, R5F101JLDAFA#X0</p> |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
- It is recommended to connect an exposed die pad to V_{SS}.

1.3.14 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



Cautions 1. Make EV_{SS0}, EV_{SS1} pins the same potential as V_{SS} pin.

2. Make V_{DD} pin the potential that is higher than EV_{DD0}, EV_{DD1} pins (EV_{DD0} = EV_{DD1}).

3. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0} and EV_{DD1} pins and connect the V_{SS}, EV_{SS0} and EV_{SS1} pins to separate ground lines.

3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

(T_A = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---------------------------------|------|--------|------|------|
| X1 clock oscillation frequency (f _x) ^{Note} | Ceramic resonator/ crystal resonator | 2.7 V ≤ V _{DD} ≤ 5.5 V | 1.0 | | 20.0 | MHz |
| | | 2.4 V ≤ V _{DD} < 2.7 V | 1.0 | | 16.0 | MHz |
| | | 1.8 V ≤ V _{DD} < 2.4 V | 1.0 | | 8.0 | MHz |
| | | 1.6 V ≤ V _{DD} < 1.8 V | 1.0 | | 4.0 | MHz |
| XT1 clock oscillation frequency (f _x) ^{Note} | Crystal resonator | | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

(T_A = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Oscillators | Parameters | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|-----------------|---------------|---------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency ^{Notes 1, 2} | f _{IH} | | | 1 | | 32 | MHz |
| High-speed on-chip oscillator clock frequency accuracy | | -20 to +85 °C | 1.8 V ≤ V _{DD} ≤ 5.5 V | -1.0 | | +1.0 | % |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | -5.0 | | +5.0 | % |
| | | -40 to -20 °C | 1.8 V ≤ V _{DD} ≤ 5.5 V | -1.5 | | +1.5 | % |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | -5.5 | | +5.5 | % |
| Low-speed on-chip oscillator clock frequency | f _{IL} | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

- Notes**
1. Total current flowing into V_{DD}, EV_{DD0}, and EV_{DD1}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, and EV_{DD1}, or V_{SS}, EV_{SS0}, and EV_{SS1}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 3. When high-speed system clock and subsystem clock are stopped.
 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }32\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }16\text{ MHz}$
 - LS (low-speed main) mode: $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }8\text{ MHz}$
 - LV (low-voltage main) mode: $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }4\text{ MHz}$

- Remarks**
1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH}: High-speed on-chip oscillator clock frequency
 3. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products**(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (2/2)**

| Parameter | Symbol | Conditions | | | MIN. | TYP. | MAX. | Unit | | |
|--------------------------|------------------------------------|---------------------|--|---|--|-------------------------|------|-------|-------|----|
| Supply current Note 1 | I _{DD2} Note 2 | HALT mode | HS (high-speed main) mode Note 7 | f _{IH} = 32 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.62 | 1.89 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.62 | 1.89 | mA | |
| | | | | f _{IH} = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.50 | 1.48 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 1.48 | mA | |
| | | | | | f _{IH} = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.44 | 1.12 | mA |
| | | | | | | V _{DD} = 3.0 V | | 0.44 | 1.12 | mA |
| | | | | LS (low-speed main) mode Note 7 | f _{IH} = 8 MHz ^{Note 4} | V _{DD} = 3.0 V | | 290 | 620 | μA |
| | | | | | | V _{DD} = 2.0 V | | 290 | 620 | μA |
| | | | | LV (low-voltage main) mode Note 7 | f _{IH} = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 460 | 700 | μA |
| | | | | | | V _{DD} = 2.0 V | | 460 | 700 | μA |
| | | | HS (high-speed main) mode Note 7 | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.31 | 1.14 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.34 | mA | |
| | | | | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.31 | 1.14 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.34 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.21 | 0.68 | mA | |
| | | | | | Resonator connection | | 0.28 | 0.76 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.21 | 0.68 | mA | |
| | | | | | Resonator connection | | 0.28 | 0.76 | mA | |
| | | | | LS (low-speed main) mode Note 7 | f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 110 | 390 | μA |
| | | | | | | Resonator connection | | 160 | 450 | μA |
| | | | f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 2.0 V | | Square wave input | | 110 | 390 | μA | |
| | | | | | Resonator connection | | 160 | 450 | μA | |
| | | | Subsystem clock operation | f _{SUB} = 32.768 kHz ^{Note 5} T _A = −40°C | Square wave input | | 0.31 | 0.66 | μA | |
| | | | | | Resonator connection | | 0.50 | 0.85 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +25°C | Square wave input | | 0.38 | 0.66 | μA | |
| | | | | | Resonator connection | | 0.57 | 0.85 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +50°C | Square wave input | | 0.47 | 3.49 | μA | |
| | | | | | Resonator connection | | 0.66 | 3.68 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +70°C | Square wave input | | 0.80 | 6.10 | μA | |
| | | | | | Resonator connection | | 0.99 | 6.29 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +85°C | Square wave input | | 1.52 | 10.46 | μA | |
| | | | | | Resonator connection | | 1.71 | 10.65 | μA | |
| | I _{DD3} ^{Note 6} | STOP mode Note 8 | T _A = −40°C | | | | | 0.19 | 0.54 | μA |
| | | | T _A = +25°C | | | | | 0.26 | 0.54 | μA |
| | | | T _A = +50°C | | | | | 0.35 | 3.37 | μA |
| | | | T _A = +70°C | | | | | 0.68 | 5.98 | μA |
| | | | T _A = +85°C | | | | | 1.40 | 10.34 | μA |
| | | | | | | | | | | |

(Notes and Remarks are listed on the next page.)

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(T_A = -40 to +85°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|--|--|--|---------------------------|------|---------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 2/f _{CLK} | | | | | | | |
| | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 62.5 | | 250 | | 500 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 83.3 | | 250 | | 500 | | ns |
| SCKp high-/low-level width | t _{KH1} , t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | t _{KCY1} /2 – 7 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | t _{KCY1} /2 – 10 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| Slp setup time (to SCKp↑) <small>Note 1</small> | t _{SIK1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 23 | | 110 | | 110 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 33 | | 110 | | 110 | | ns |
| Slp hold time (from SCKp↑) <small>Note 2</small> | t _{KSI1} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp↓ to SOp output <small>Note 3</small> | t _{KSO1} | C = 20 pF <small>Note 4</small> | | 10 | | 10 | | 10 | ns |

- Notes**
1. When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp setup time becomes “to SCKp↓” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 2. When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp hold time becomes “from SCKp↓” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 3. When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The delay time to SOp output becomes “from SCKp↑” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM numbers (g = 1)
 3. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKS_{mn} bit of serial mode register mn (SMR_{mn}). m: Unit number, n: Channel number (mn = 00))

2.6.2 Temperature sensor/internal reference voltage characteristics

(T_A = -40 to $+85^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, HS (high-speed main) mode)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------------|---|------|------|------|----------------------|
| Temperature sensor output voltage | V_{TMPS25} | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ | | 1.05 | | V |
| Internal reference voltage | V_{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | F_{VTMPS} | Temperature sensor that depends on the temperature | | -3.6 | | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | t_{AMP} | | 5 | | | μs |

2.6.3 POR circuit characteristics

(T_A = -40 to $+85^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|-----------|------------------------|------|------|------|---------------|
| Detection voltage | V_{POR} | Power supply rise time | 1.47 | 1.51 | 1.55 | V |
| | V_{PDR} | Power supply fall time | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width ^{Note} | T_{PW} | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



2.8 Flash Memory Programming Characteristics

(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|-------------------|--|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency | f _{CLK} | 1.8 V ≤ V _{DD} ≤ 5.5 V | 1 | | 32 | MHz |
| Number of code flash rewrites <small>Notes 1, 2, 3</small> | C _{erwr} | Retained for 20 years T _A = 85°C | 1,000 | | | Times |
| Number of data flash rewrites <small>Notes 1, 2, 3</small> | | Retained for 1 years T _A = 25°C | | 1,000,000 | | |
| | | Retained for 5 years T _A = 85°C | 100,000 | | | |
| | | Retained for 20 years T _A = 85°C | 10,000 | | | |

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

2. When using flash memory programmer and Renesas Electronics self programming library

3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

(T_A = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps |

3.3 DC Characteristics

3.3.1 Pin characteristics

(T_A = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (1/5)

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------------|--|-----------------------------------|------|------------------------|------|
| Output current, high ^{Note 1} | I _{OH1} | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | -3.0 ^{Note 2} | mA |
| | | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% ^{Note 3}) | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | -30.0 | mA |
| | | | 2.7 V ≤ EV _{DD0} < 4.0 V | | -10.0 | mA |
| | | | 2.4 V ≤ EV _{DD0} < 2.7 V | | -5.0 | mA |
| | | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty ≤ 70% ^{Note 3}) | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | -30.0 | mA |
| | | | 2.7 V ≤ EV _{DD0} < 4.0 V | | -19.0 | mA |
| | | | 2.4 V ≤ EV _{DD0} < 2.7 V | | -10.0 | mA |
| | | Total of all pins (When duty ≤ 70% ^{Note 3}) | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | -60.0 | mA |
| | I _{OH2} | Per pin for P20 to P27, P150 to P156 | 2.4 V ≤ V _{DD} ≤ 5.5 V | | -0.1 ^{Note 2} | mA |
| | | Total of all pins (When duty ≤ 70% ^{Note 3}) | 2.4 V ≤ V _{DD} ≤ 5.5 V | | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.

2. Do not exceed the total current value.

3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)

<Example> Where n = 80% and I_{OH} = -10.0 mA

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 3. When high-speed system clock and subsystem clock are stopped.
 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $AMPHS1 = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$

$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to $+105^\circ\text{C}$, $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (2/2)

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit | |
|--------------------------|----------------------------|---------------------|--|---|---|----------------------|-------|------|-------|----|
| Supply current Note 1 | I _{DD2} Note 2 | HALT mode | HS (high-speed main) mode Note 7 | f _{IH} = 32 MHz Note 4 | V _{DD} = 5.0 V | | 0.62 | 3.40 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.62 | 3.40 | mA | |
| | | | | f _{IH} = 24 MHz Note 4 | V _{DD} = 5.0 V | | 0.50 | 2.70 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 2.70 | mA | |
| | | | | f _{IH} = 16 MHz Note 4 | V _{DD} = 5.0 V | | 0.44 | 1.90 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.90 | mA | |
| | | | | HS (high-speed main) mode Note 7 | f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V | Square wave input | | 0.31 | 2.10 | mA |
| | | | | | | Resonator connection | | 0.48 | 2.20 | mA |
| | | | | | f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V | Square wave input | | 0.31 | 2.10 | mA |
| | | | | | | Resonator connection | | 0.48 | 2.20 | mA |
| | | | f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V | | Square wave input | | 0.21 | 1.10 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.20 | mA | |
| | | | f _{MX} = 10 MHz Note 3, V _{DD} = 3.0 V | | Square wave input | | 0.21 | 1.10 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.20 | mA | |
| | | | Subsystem clock operation | | f _{SUB} = 32.768 kHz Note 5 T _A = −40°C | Square wave input | | 0.28 | 0.61 | μA |
| | | | | | | Resonator connection | | 0.47 | 0.80 | μA |
| | | | | f _{SUB} = 32.768 kHz Note 5 T _A = +25°C | Square wave input | | 0.34 | 0.61 | μA | |
| | | | | | Resonator connection | | 0.53 | 0.80 | μA | |
| | | | | f _{SUB} = 32.768 kHz Note 5 T _A = +50°C | Square wave input | | 0.41 | 2.30 | μA | |
| | | | | | Resonator connection | | 0.60 | 2.49 | μA | |
| | | | | f _{SUB} = 32.768 kHz Note 5 T _A = +70°C | Square wave input | | 0.64 | 4.03 | μA | |
| | | | | | Resonator connection | | 0.83 | 4.22 | μA | |
| | | | | f _{SUB} = 32.768 kHz Note 5 T _A = +85°C | Square wave input | | 1.09 | 8.04 | μA | |
| | | | | | Resonator connection | | 1.28 | 8.23 | μA | |
| | | | f _{SUB} = 32.768 kHz Note 5 T _A = +105°C | Square wave input | | 5.50 | 41.00 | μA | | |
| | | | | Resonator connection | | 5.50 | 41.00 | μA | | |
| | I _{DD3} Note 6 | STOP mode Note 8 | T _A = −40°C | | | | | 0.19 | 0.52 | μA |
| | | | T _A = +25°C | | | | | 0.25 | 0.52 | μA |
| | | | T _A = +50°C | | | | | 0.32 | 2.21 | μA |
| | | | T _A = +70°C | | | | | 0.55 | 3.94 | μA |
| | | | T _A = +85°C | | | | | 1.00 | 7.95 | μA |
| | | | T _A = +105°C | | | | | 5.00 | 40.00 | μA |

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$

8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$

6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter is in operation.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see **18.3.3 SNOOZE mode** in the RL78/G13 User's Manual.

- Remarks**
1. f_{IL} : Low-speed on-chip oscillator clock frequency
 2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 3. f_{CLK} : CPU/peripheral hardware clock frequency
 4. Temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$


(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)**($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | Unit |
|---|--|-----------------------------------|-----------------------------------|------------------------------|-------------------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time ^{Note 5} | t _{KCY2} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 20 MHz < f _{MCK} | 16/f _{MCK} | | ns |
| | | | f _{MCK} ≤ 20 MHz | 12/f _{MCK} | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 16 MHz < f _{MCK} | 16/f _{MCK} | | ns |
| | | | f _{MCK} ≤ 16 MHz | 12/f _{MCK} | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 16/f _{MCK} | | ns |
| | | | | 12/f _{MCK} and 1000 | | ns |
| SCKp high-/low-level width | t _{KH2} , t _{KL2} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 14 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 16 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 36 | | ns |
| Slp setup time (to SCKp↑) ^{Note 1} | t _{SIK2} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 1/f _{MCK} +40 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 1/f _{MCK} +60 | | ns |
| Slp hold time (from SCKp↑) ^{Note 2} | t _{KSI2} | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 1/f _{MCK} +62 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | t _{KSO2} | C = 30 pF ^{Note 4} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 2/f _{MCK} +66 | ns |
| | | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 2/f _{MCK} +113 | ns |

- Notes**
1. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp setup time becomes “to SCKp \downarrow ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp hold time becomes “from SCKp \downarrow ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 3. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The delay time to SOp output becomes “from SCKp \uparrow ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 4. C is the load capacitance of the SOp output lines.
 5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- Remarks**
1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),
n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 2. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode connection diagram (during communication at same potential)

4.8 44-pin Products

R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP, R5F100FFAFP, R5F100FGAFP,
 R5F100FHAFP, R5F100FJAFP, R5F100FKAFP, R5F100FLAFP
 R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, R5F101FEAFP, R5F101FFAFP, R5F101FGAFP,
 R5F101FHAFP, R5F101FJAFP, R5F101FKAFP, R5F101FLAFP
 R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP, R5F100FFDFP, R5F100FGDFP,
 R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP
 R5F101FADFP, R5F101FCDFP, R5F101FDDFP, R5F101FEDFP, R5F101FFDFP, R5F101FGDFP,
 R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP
 R5F100FAGFP, R5F100FCGFP, R5F100FDGFP, R5F100FEGFP, R5F100FFGFP, R5F100FGGFP,
 R5F100FHGFP, R5F100FJGFP


| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP44-10x10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |



4.10 52-pin Products

R5F100JCAFA, R5F100JDFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJFA, R5F100JKFA, R5F100JLAFA
 R5F101JCAFA, R5F101JDFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JHAFA, R5F101JJFA, R5F101JKFA, R5F101JLAFA
 R5F100JCDA, R5F100JDDA, R5F100JEDA, R5F100JFDA, R5F100JGDA, R5F100JHDA, R5F100JJDA, R5F100JKDA, R5F100JLDA
 R5F101JCDA, R5F101JDDA, R5F101JEDA, R5F101JFDA, R5F101JGDA, R5F101JHDA, R5F101JJDA, R5F101JKDA, R5F101JLDA
 R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP52-10x10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |

**NOTE**

1. Dimensions "※1" and "※2" do not include mold flash.
2. Dimension "※3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

| Rev. | Date | Description | |
|------|--------------|-------------|---|
| | | Page | Summary |
| 3.00 | Aug 02, 2013 | 163 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2) |
| | | 164, 165 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (2/2) |
| | | 166 | Modification of table in 3.5.2 Serial interface IICA |
| | | 166 | Modification of IICA serial transfer timing |
| | | 167 | Addition of table in 3.6.1 A/D converter characteristics |
| | | 167, 168 | Modification of table and notes 3 and 4 in 3.6.1 (1) |
| | | 169 | Modification of description in 3.6.1 (2) |
| | | 170 | Modification of description and note 3 in 3.6.1 (3) |
| | | 171 | Modification of description and notes 3 and 4 in 3.6.1 (4) |
| | | 172 | Modification of table and note in 3.6.3 POR circuit characteristics |
| | | 173 | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode |
| | | 173 | Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics |
| | | 174 | Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART) |
| | | 175 | Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes |
| 3.10 | Nov 15, 2013 | 123 | Caution 4 added. |
| | | 125 | Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted. |
| 3.30 | Mar 31, 2016 | | Modification of the position of the index mark in 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch) of 1.3.3 25-pin products |
| | | | Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products] |
| | | | Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44-pin, 48-pin, 52-pin, 64-pin products] |
| | | | Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100-pin, 128-pin products] |
| | | | $\overline{\text{ACK}}$ corrected to ACK |
| | | | $\overline{\text{ACK}}$ corrected to ACK |

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

| |
|--|
| Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc. |
|--|

NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.