




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 22                                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 4K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 8x8/10b                                                                                                                                                                   |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 32-WFQFN Exposed Pad                                                                                                                                                          |
| Supplier Device Package    | 32-HWQFN (5x5)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101bedna-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101bedna-u0</a> |

Table 1-1. List of Ordering Part Numbers

(3/12)

| Pin count | Package                                          | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|--------------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 36 pins   | 36-pin plastic WFLGA<br>(4 × 4 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0<br>R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0<br>R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0<br>R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0                                                                                                                                                                                                                                                                                                     |
|           |                                                  | Not mounted | A                             | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0<br>R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 40 pins   | 40-pin plastic HWQFN<br>(6 × 6 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0<br>R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0<br>R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0<br>R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0<br>R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0<br>R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 |
|           |                                                  | Not mounted | A                             | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0<br>R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0<br>R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0<br>R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0                                                                                                                                                                                                                                     |


**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

#### 1.3.1 20-pin products


- 20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).


**Remark** For pin identification, see 1.4 Pin Identification.

## 1.5.6 36-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.13 100-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

**Caution** This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| Item                               |                                           | 40-pin                                                                                                                                                                                                                                                                                                                                                                                  |          | 44-pin                                                                                                           |          | 48-pin                                                              |          | 52-pin                                                              |          | 64-pin                                                              |          |
|------------------------------------|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------------------------------------------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|---------------------------------------------------------------------|----------|
|                                    |                                           | R5F100Ex                                                                                                                                                                                                                                                                                                                                                                                | R5F101Ex | R5F100Fx                                                                                                         | R5F101Fx | R5F100Gx                                                            | R5F101Gx | R5F100Jx                                                            | R5F101Jx | R5F100Lx                                                            | R5F101Lx |
| Code flash memory (KB)             |                                           | 16 to 192                                                                                                                                                                                                                                                                                                                                                                               |          | 16 to 512                                                                                                        |          | 16 to 512                                                           |          | 32 to 512                                                           |          | 32 to 512                                                           |          |
| Data flash memory (KB)             |                                           | 4 to 8                                                                                                                                                                                                                                                                                                                                                                                  | —        | 4 to 8                                                                                                           | —        | 4 to 8                                                              | —        | 4 to 8                                                              | —        | 4 to 8                                                              | —        |
| RAM (KB)                           |                                           | 2 to 16 <sup>Note1</sup>                                                                                                                                                                                                                                                                                                                                                                |          | 2 to 32 <sup>Note1</sup>                                                                                         |          | 2 to 32 <sup>Note1</sup>                                            |          | 2 to 32 <sup>Note1</sup>                                            |          | 2 to 32 <sup>Note1</sup>                                            |          |
| Address space                      |                                           | 1 MB                                                                                                                                                                                                                                                                                                                                                                                    |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Main system clock                  | High-speed system clock                   | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode: 1 to 20 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V) |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | High-speed on-chip oscillator             | HS (High-speed main) mode: 1 to 32 MHz (V <sub>DD</sub> = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> = 1.6 to 5.5 V)                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Subsystem clock                    |                                           | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)<br>32.768 kHz                                                                                                                                                                                                                                                                                                        |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Low-speed on-chip oscillator       |                                           | 15 kHz (TYP.)                                                                                                                                                                                                                                                                                                                                                                           |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| General-purpose registers          |                                           | (8-bit register × 8) × 4 banks                                                                                                                                                                                                                                                                                                                                                          |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Minimum instruction execution time |                                           | 0.03125 μs (High-speed on-chip oscillator: f <sub>IH</sub> = 32 MHz operation)                                                                                                                                                                                                                                                                                                          |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    |                                           | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)                                                                                                                                                                                                                                                                                                                   |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    |                                           | 30.5 μs (Subsystem clock: f <sub>SUB</sub> = 32.768 kHz operation)                                                                                                                                                                                                                                                                                                                      |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| Instruction set                    |                                           | <ul style="list-style-type: none"><li>• Data transfer (8/16 bits)</li><li>• Adder and subtractor/logical operation (8/16 bits)</li><li>• Multiplication (8 bits × 8 bits)</li><li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li></ul>                                                                                                |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
| I/O port                           | Total                                     | 36                                                                                                                                                                                                                                                                                                                                                                                      |          | 40                                                                                                               |          | 44                                                                  |          | 48                                                                  |          | 58                                                                  |          |
|                                    | CMOS I/O                                  | 28<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 10)                                                                                                                                                                                                                                                                                                                     |          | 31<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 10)                                              |          | 34<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 11) |          | 38<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 13) |          | 48<br>(N-ch O.D. I/O<br>[V <sub>DD</sub> withstand<br>voltage]: 15) |          |
|                                    | CMOS input                                | 5                                                                                                                                                                                                                                                                                                                                                                                       |          | 5                                                                                                                |          | 5                                                                   |          | 5                                                                   |          | 5                                                                   |          |
|                                    | CMOS output                               | —                                                                                                                                                                                                                                                                                                                                                                                       |          | —                                                                                                                |          | 1                                                                   |          | 1                                                                   |          | 1                                                                   |          |
|                                    | N-ch O.D. I/O<br>(withstand voltage: 6 V) | 3                                                                                                                                                                                                                                                                                                                                                                                       |          | 4                                                                                                                |          | 4                                                                   |          | 4                                                                   |          | 4                                                                   |          |
| Timer                              | 16-bit timer                              | 8 channels                                                                                                                                                                                                                                                                                                                                                                              |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Watchdog timer                            | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Real-time clock (RTC)                     | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | 12-bit interval timer (IT)                | 1 channel                                                                                                                                                                                                                                                                                                                                                                               |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |
|                                    | Timer output                              | 4 channels (PWM<br>outputs: 3 <sup>Note2</sup> ),<br>8 channels (PWM<br>outputs: 7 <sup>Note2, Note3</sup> )                                                                                                                                                                                                                                                                            |          | 5 channels (PWM outputs: 4 <sup>Note2</sup> ),<br>8 channels (PWM outputs: 7 <sup>Note2</sup> ) <sup>Note3</sup> |          |                                                                     |          |                                                                     |          | 8 channels (PWM<br>outputs: 7 <sup>Note2</sup> )                    |          |
|                                    | RTC output                                | 1 channel<br>• 1 Hz (subsystem clock: f <sub>SUB</sub> = 32.768 kHz)                                                                                                                                                                                                                                                                                                                    |          |                                                                                                                  |          |                                                                     |          |                                                                     |          |                                                                     |          |

**Notes** 1. The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H








R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.


**(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products****(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = 0 V) (2/2)**

| Parameter                | Symbol                     | Conditions          |                                      |                                                                           |                         | MIN. | TYP. | MAX. | Unit |    |
|--------------------------|----------------------------|---------------------|--------------------------------------|---------------------------------------------------------------------------|-------------------------|------|------|------|------|----|
| Supply current<br>Note 1 | I <sub>DD2</sub><br>Note 2 | HALT mode           | HS (high-speed main) mode<br>Note 7  | f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |      | 0.54 | 1.63 | mA   |    |
|                          |                            |                     |                                      |                                                                           | V <sub>DD</sub> = 3.0 V |      | 0.54 | 1.63 | mA   |    |
|                          |                            |                     |                                      | f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |      | 0.44 | 1.28 | mA   |    |
|                          |                            |                     |                                      |                                                                           | V <sub>DD</sub> = 3.0 V |      | 0.44 | 1.28 | mA   |    |
|                          |                            |                     |                                      | f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>                                | V <sub>DD</sub> = 5.0 V |      | 0.40 | 1.00 | mA   |    |
|                          |                            |                     |                                      |                                                                           | V <sub>DD</sub> = 3.0 V |      | 0.40 | 1.00 | mA   |    |
|                          |                            |                     | LS (low-speed main) mode<br>Note 7   | f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>                                 | V <sub>DD</sub> = 3.0 V |      | 260  | 530  | μA   |    |
|                          |                            |                     |                                      |                                                                           | V <sub>DD</sub> = 2.0 V |      | 260  | 530  | μA   |    |
|                          |                            |                     | LV (low-voltage main) mode<br>Note 7 | f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>                                 | V <sub>DD</sub> = 3.0 V |      | 420  | 640  | μA   |    |
|                          |                            |                     |                                      |                                                                           | V <sub>DD</sub> = 2.0 V |      | 420  | 640  | μA   |    |
|                          |                            |                     | HS (high-speed main) mode<br>Note 7  | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V   | Square wave input       |      | 0.28 | 1.00 | mA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.45 | 1.17 | mA   |    |
|                          |                            |                     |                                      | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V   | Square wave input       |      | 0.28 | 1.00 | mA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.45 | 1.17 | mA   |    |
|                          |                            |                     |                                      | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V   | Square wave input       |      | 0.19 | 0.60 | mA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.26 | 0.67 | mA   |    |
|                          |                            |                     |                                      | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V   | Square wave input       |      | 0.19 | 0.60 | mA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.26 | 0.67 | mA   |    |
|                          |                            |                     | LS (low-speed main) mode<br>Note 7   | f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 3.0 V    | Square wave input       |      | 95   | 330  | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 145  | 380  | μA   |    |
|                          |                            |                     |                                      | f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 2.0 V    | Square wave input       |      | 95   | 330  | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 145  | 380  | μA   |    |
|                          |                            |                     | Subsystem clock operation            | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = −40°C | Square wave input       |      | 0.25 | 0.57 | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.44 | 0.76 | μA   |    |
|                          |                            |                     |                                      | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +25°C | Square wave input       |      | 0.30 | 0.57 | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.49 | 0.76 | μA   |    |
|                          |                            |                     |                                      | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +50°C | Square wave input       |      | 0.37 | 1.17 | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.56 | 1.36 | μA   |    |
|                          |                            |                     |                                      | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +70°C | Square wave input       |      | 0.53 | 1.97 | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 0.72 | 2.16 | μA   |    |
|                          |                            |                     |                                      | f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup><br>T <sub>A</sub> = +85°C | Square wave input       |      | 0.82 | 3.37 | μA   |    |
|                          |                            |                     |                                      |                                                                           | Resonator connection    |      | 1.01 | 3.56 | μA   |    |
|                          | I <sub>DD3</sub><br>Note 6 | STOP mode<br>Note 8 | T <sub>A</sub> = −40°C               |                                                                           |                         |      |      | 0.18 | 0.50 | μA |
|                          |                            |                     | T <sub>A</sub> = +25°C               |                                                                           |                         |      |      | 0.23 | 0.50 | μA |
|                          |                            |                     | T <sub>A</sub> = +50°C               |                                                                           |                         |      |      | 0.30 | 1.10 | μA |
|                          |                            |                     | T <sub>A</sub> = +70°C               |                                                                           |                         |      |      | 0.46 | 1.90 | μA |
|                          |                            |                     | T <sub>A</sub> = +85°C               |                                                                           |                         |      |      | 0.75 | 3.30 | μA |
|                          |                            |                     |                                      |                                                                           |                         |      |      |      |      |    |

(Notes and Remarks are listed on the next page.)

**AC Timing Test Points****External System Clock Timing****TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**



**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number, n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number ( $mn = 00$ ))
  4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                     | Symbol              | Conditions                                                                                                                                   | HS (high-speed main) Mode                  |      | LS (low-speed main) Mode                   |      | LV (low-voltage main) Mode                 |      | Unit |
|-------------------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------|--------------------------------------------|------|--------------------------------------------|------|------|
|                               |                     |                                                                                                                                              | MIN.                                       | MAX. | MIN.                                       | MAX. | MIN.                                       | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 1/f <sub>MCK</sub> + 135 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 1/f <sub>MCK</sub> + 135 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 0                                          | 305  | 0                                          | 305  | 0                                          | 305  | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 0                                          | 305  | 0                                          | 305  | 0                                          | 305  | ns   |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 0                                          | 355  | 0                                          | 355  | 0                                          | 355  | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 0                                          | 355  | 0                                          | 355  | 0                                          | 355  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 0                                          | 405  | 0                                          | 405  | 0                                          | 405  | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.3. Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**(2) I<sup>2</sup>C fast mode****(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                                       | Symbol              | Conditions                               |                                   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-------------------------------------------------|---------------------|------------------------------------------|-----------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                                 |                     |                                          |                                   | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode:<br>f <sub>CLK</sub> ≥ 3.5 MHz | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
|                                                 |                     |                                          | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time when SCLA0 = "L"                      | t <sub>LOW</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
| Hold time when SCLA0 = "H"                      | t <sub>HIGH</sub>   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|                                                 |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

&lt;R&gt;

- Notes**
1. Excludes quantization error ( $\pm 1/2$  LSB).
  2. This value is indicated as a ratio (%FSR) to the full-scale value.
  3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.  
Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .  
Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .
  4. Values when the conversion time is set to  $57\ \mu\text{s}$  (min.) and  $95\ \mu\text{s}$  (max.).
  5. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(T<sub>A</sub> = -40 to +85°C, 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V<sup>Note 4</sup>, HS (high-speed main) mode)

| Parameter                                      | Symbol            | Conditions       |                                 | MIN. | TYP. | MAX.                               | Unit |
|------------------------------------------------|-------------------|------------------|---------------------------------|------|------|------------------------------------|------|
| Resolution                                     | RES               |                  |                                 | 8    |      |                                    | bit  |
| Conversion time                                | t <sub>CONV</sub> | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | 17   |      | 39                                 | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>   | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±0.60                              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±2.0                               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 8-bit resolution | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V |      |      | ±1.0                               | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  |                  |                                 | 0    |      | V <sub>BGR</sub> <sup>Note 3</sup> | V    |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (-) = V<sub>SS</sub>, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.




Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV<sub>REFM</sub>.

**LVD Detection Voltage of Interrupt & Reset Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                | Symbol | Conditions                                                                                 |                              | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|--------------------------------------------------------------------------------------------|------------------------------|------|------|------|------|
| Interrupt and reset mode | VLVDA0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 0, falling reset voltage |                              | 1.60 | 1.63 | 1.66 | V    |
|                          | VLVDA1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V    |
|                          | VLVDA2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDA3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDB0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage |                              | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDB1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                          | VLVDB2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                          | VLVDB3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|                          | VLVDC0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage |                              | 2.40 | 2.45 | 2.50 | V    |
|                          | VLVDC1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|                          | VLVDC2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|                          | VLVDC3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|                          | VLVDD0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage |                              | 2.70 | 2.75 | 2.81 | V    |
|                          | VLVDD1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDD2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|                          | VLVDD3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

- Notes**
1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 32 MHz  
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 16 MHz

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$

**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Points****External System Clock Timing**



## 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                       | Symbol              | Conditions                              | HS (high-speed main) Mode |      |           |      | Unit |
|-------------------------------------------------|---------------------|-----------------------------------------|---------------------------|------|-----------|------|------|
|                                                 |                     |                                         | Standard Mode             |      | Fast Mode |      |      |
|                                                 |                     |                                         | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz   | –                         | –    | 0         | 400  | kHz  |
|                                                 |                     | Standard mode: f <sub>CLK</sub> ≥ 1 MHz | 0                         | 100  | –         | –    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> |                                         | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | t <sub>LOW</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | t <sub>HIGH</sub>   |                                         | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> |                                         | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> |                                         | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |


**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.<R> 2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩFast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing

**Remark** n = 0, 1

(2) When reference voltage (+) =  $AV_{REFP}/ANI0$  ( $ADREFP1 = 0$ ,  $ADREFP0 = 1$ ), reference voltage (–) =  $AV_{REFM}/ANI1$  ( $ADREFM = 1$ ), target pin : ANI16 to ANI26

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (–) =  $AV_{REFM} = 0\text{ V}$ )

| Parameter                                      | Symbol           | Conditions                                                         | MIN.                                            | TYP.   | MAX.                             | Unit          |
|------------------------------------------------|------------------|--------------------------------------------------------------------|-------------------------------------------------|--------|----------------------------------|---------------|
| Resolution                                     | RES              |                                                                    | 8                                               |        | 10                               | bit           |
| Overall error <sup>Note 1</sup>                | AINL             | 10-bit resolution<br>$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4 | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ | 1.2    | $\pm 5.0$                        | LSB           |
| Conversion time                                | $t_{CONV}$       | 10-bit resolution<br>Target pin : ANI16 to ANI26                   | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 2.125  | 39                               | $\mu\text{s}$ |
|                                                |                  |                                                                    | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 3.1875 | 39                               | $\mu\text{s}$ |
|                                                |                  |                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$    | 17     | 39                               | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>  | 10-bit resolution<br>$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4 | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |        | $\pm 0.35$                       | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub>  | 10-bit resolution<br>$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4 | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |        | $\pm 0.35$                       | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE              | 10-bit resolution<br>$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4 | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |        | $\pm 3.5$                        | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE              | 10-bit resolution<br>$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4 | $2.4\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ |        | $\pm 2.0$                        | LSB           |
| Analog input voltage                           | V <sub>AIN</sub> | ANI16 to ANI26                                                     | 0                                               |        | $AV_{REFP}$<br>and<br>$EV_{DD0}$ | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

4. When  $AV_{REFP} < EV_{DD0} \leq V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 4.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.20\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Integral linearity error/ Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

- (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (–) =  $AV_{REFM}$ <sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

| Parameter                                      | Symbol          | Conditions       |                                              | MIN. | TYP. | MAX.                        | Unit          |
|------------------------------------------------|-----------------|------------------|----------------------------------------------|------|------|-----------------------------|---------------|
| Resolution                                     | RES             |                  |                                              | 8    |      |                             | bit           |
| Conversion time                                | $t_{CONV}$      | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17   |      | 39                          | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub> | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 0.60$                  | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE             | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 2.0$                   | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE             | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 1.0$                   | LSB           |
| Analog input voltage                           | $V_{AIN}$       |                  |                                              | 0    |      | $V_{BGR}$ <sup>Note 3</sup> | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

### 3.6.2 Temperature sensor/internal reference voltage characteristics


( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)

| Parameter                         | Symbol       | Conditions                                            | MIN. | TYP. | MAX. | Unit                 |
|-----------------------------------|--------------|-------------------------------------------------------|------|------|------|----------------------|
| Temperature sensor output voltage | $V_{TMPS25}$ | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ |      | 1.05 |      | V                    |
| Internal reference voltage        | $V_{BGR}$    | Setting ADS register = 81H                            | 1.38 | 1.45 | 1.5  | V                    |
| Temperature coefficient           | $F_{VTMPS}$  | Temperature sensor that depends on the temperature    |      | –3.6 |      | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | $t_{AMP}$    |                                                       | 5    |      |      | $\mu\text{s}$        |

## 4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA  
 R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA  
 R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA  
 R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA  
 R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA

| JEITA Package code | RENESAS code | Previous code  | MASS(TYP.)[g] |
|--------------------|--------------|----------------|---------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-3 | 0.04          |



| Rev. | Date         | Description |                                                                                                                                                     |
|------|--------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|      |              | Page        | Summary                                                                                                                                             |
| 3.00 | Aug 02, 2013 | 163         | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)                      |
|      |              | 164, 165    | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2) |
|      |              | 166         | Modification of table in 3.5.2 Serial interface IICA                                                                                                |
|      |              | 166         | Modification of IICA serial transfer timing                                                                                                         |
|      |              | 167         | Addition of table in 3.6.1 A/D converter characteristics                                                                                            |
|      |              | 167, 168    | Modification of table and notes 3 and 4 in 3.6.1 (1)                                                                                                |
|      |              | 169         | Modification of description in 3.6.1 (2)                                                                                                            |
|      |              | 170         | Modification of description and note 3 in 3.6.1 (3)                                                                                                 |
|      |              | 171         | Modification of description and notes 3 and 4 in 3.6.1 (4)                                                                                          |
|      |              | 172         | Modification of table and note in 3.6.3 POR circuit characteristics                                                                                 |
|      |              | 173         | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode                                                                            |
|      |              | 173         | Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics                                               |
|      |              | 174         | Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART)                                                                          |
|      |              | 175         | Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes                                         |
| 3.10 | Nov 15, 2013 | 123         | Caution 4 added.                                                                                                                                    |
|      |              | 125         | Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted.                                                                     |
| 3.30 | Mar 31, 2016 |             | Modification of the position of the index mark in 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch) of 1.3.3 25-pin products                           |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]                          |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]                                  |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100-pin, 128-pin products]                                                |
|      |              |             | $\overline{\text{ACK}}$ corrected to ACK                                                                                                            |
|      |              |             | $\overline{\text{ACK}}$ corrected to ACK                                                                                                            |

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

|                                                                                                  |
|--------------------------------------------------------------------------------------------------|
| Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc. |
|--------------------------------------------------------------------------------------------------|