

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $\times \square$

| Product Status | Active |
|----------------------------|---|
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 26 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-WFLGA |
| Supplier Device Package | 36-WFLGA (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101ceala-u0 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

| Dia | Destaurs | Data flash | | (3/12) |
|--------------|---|----------------|--------------------------|--|
| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
| 36 pins | 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) | Mounted | A | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0 |
| | | | G | R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0 R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0 |
| | | Not mounted | A | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0 |
| 40 pins | 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch) | Mounted | A | R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 |
| | | | D | R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 |
| | | | G | R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 |
| | | Not mounted | A | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 |
| | | | D | R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0 |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.9 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)






Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




1.5 Block Diagram

1.5.1 20-pin products






1.5.4 30-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




1.5.10 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
- 4. When setting to PIOR = 1

| | | | | | | | | | | | | | | |
|--|---------------------------------------|--|--|--|--|---|---|--|---------------------------------------|----------|----------|---|------|--|
| Ite | m | 20- | pin | 24- | pin | 25- | pin | 30- | pin | 32- | -pin | 36 | -pin | |
| | | R5F1006x | R5F1016x | R5F1007x | R5F1017x | R5F1008x | R5F1018x | R5F100Ax | R5F101Ax | R5F100Bx | R5F101Bx | R5F100Cx | | |
| Clock output/buzze | er output | - | _ | | 1 | | 1 | | 2 | | 2 | | 2 | |
| | | | | | | , 1.25 Mł) MHz op | | ИHz, 5 M | Hz, 10 I | ИНz | | | | |
| 8/10-bit resolution | A/D converter | 6 chanr | nels | 6 chanı | nels | 6 chanr | nels | 8 chanr | nels | 8 chanı | nels | 8 chan | nels | |
| Serial interface | | CSI: CSI: [30-pin, CSI: CSI: CSI: (36-pin) CSI: CSI: CSI: CSI: | 1 chann 1 chann 32-pin 1 chann 1 chann 1 chann product 1 chann 1 chann 1 chann | el/simplif products el/simplif el/simplif el/simplif el/simplif el/simplif | fied I ² C: fied I ² C: | 1 channe 1 channe 1 channe 1 channe 1 channe 1 channe 1 channe | el/UART el/UART el/UART el/UART el/UART el/UART | : 1 chanr : 1 chanr : 1 chanr (UART s : 1 chanr : 1 chanr | nel nel supportin nel nel | - | | s 8 channels 1 channel s): 1 channel 1 channel | | |
| Multiplier and divid | I ² C bus ler/multiply- | | _ | 1 chani | nel | 1 chanr | nel | 1 chanı | nel | 1 chanı | nel | 1 chan | nel | |
| accumulator | | 16 bits 32 bits 16 bits | – s × 16 b s ÷ 32 b s × 16 b | 1 chanı its = 32 k its = 32 k | nel bits (Uns bits (Uns | 1 chanr signed or | nel signed) | 1 | | 1 chanı | nel | 1 chan | nel | |
| accumulator DMA controller | ler/multiply- | 16 bit 32 bit 16 bit 2 channel | - s × 16 b s ÷ 32 b s × 16 b nels | 1 chani its = 32 k its = 32 k its + 32 k | nel bits (Uns bits (Uns bits = 32 | 1 chann signed or signed) bits (Uns | nel signed) signed o | r signed) | 1 | I | | | | |
| accumulator | ler/multiply- | 16 bit 32 bit 16 bit 2 chann | - s × 16 b s ÷ 32 b s × 16 b nels 3 | 1 chani its = 32 k its = 32 k its + 32 k | nel bits (Uns bits (Uns bits = 32 24 | 1 chann signed or signed) bits (Uns | nel signed) signed o 24 | or signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt | ler/multiply- | 16 bit 32 bit 16 bit 2 chann | - s × 16 b s ÷ 32 b s × 16 b nels | 1 chani its = 32 k its = 32 k its + 32 k | nel bits (Uns bits (Uns bits = 32 | 1 chann signed or signed) bits (Uns | nel signed) signed o 24 5 | or signed) | 1 | | | | | |
| accumulator DMA controller Vectored interrupt sources | ler/multiply- | 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 chann 2 chann 9 Rese 9 Intern 9 Intern | $\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$ | 1 chani its = 32 b its = 32 b its + 32 b its + 32 b SET pin by watc by volta by volta by volta by RAM | hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 | 1 chann iigned or iigned) bits (Uns 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 | nel signed o 24 5 | r signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt | ler/multiply- | 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 nese Interr Interr Interr Interr Interr Interr Powe | $\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$ | 1 chani its = 32 t its = 32 t its + 32 t its + 32 t 2 SET pin by watc by powe by volta t by illega by RAM t by illega | hel bits (Uns bits (Uns bits = 32 24 5 5 4 4 5 5 9 9 9 9 9 9 9 9 9 9 9 9 9 | 1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.) | nel signed o 24 5 | r signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt Reset | ler/multiply- | 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 nese Interr Interr Interr Interr Interr Interr Powe | $\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$ | 1 chani its = 32 b its = 32 b its + 32 b its | hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7 | 1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.) | nel signed o 24 5 cution ™ s | r signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir | ler/multiply- | 16 bit. 32 bit. 16 bit. 2 chann 4 chann < | $\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$ | 1 channel its = 32 b its = 32 b its = 32 b its + 32 b SET pin by watc by volta by volta by illega by illega set: 1 rreset: 1 | hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7 | 1 chann signed or signed) bits (Uns bits (Uns can be channed) bits (Uns can be channed) can be channed can be channed of comparison | nel signed o 24 5 cution ™ s | r signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector | ler/multiply- | 16 bit. 32 bit. 16 bit. 2 chann 4 chann 4 chann 5 chann 6 chann 7 chann < | $\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$ | 1 channel its = 32 b its = 32 b its = 32 b its + 32 b SET pin by watc by volta by volta by illega by illega set: 1 rreset: 1 | hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 4 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 | 1 chann igned or igned) bits (Unstantional bits (Unstantional 2 2 | nel signed o 24 5 cution ™ s | r signed) | 27 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur Power supply volta | Internal External cuit age | 16 bit. 32 bit. 16 bit. 2 chann 4 chann 5 chann 7 chann < | $\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$ | 1 chann its = 32 t its = 32 t its = 32 t its + 32 t 2 SET pin t by watc by volta t by illega by RAM t by illega set: 1 reset: 1 f v ($T_a = -$ V ($T_a = -$ | nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (1 l.50 V (1 l.63 V to l.63 V to -40 to +1 40 to +1 | 1 chann igned or igned) bits (Unstantional bits (Unstantional constantional | tel signed o 24 5 cution [№] s | r signed) | 27 6 | | 27 | | 27 | |
| accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur | Internal External cuit age | • 16 bit • 16 bit • 16 bit 2 chann 2 chann 1 chann 1 nterr 1 nterr | $\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$ $s \times 1$ | 1 channel its = 32 t its = 32 t its = 32 t its = 32 t its + 32 t its + 32 t SET pin by watc by power by volta by illegat by illegat set: 1 it 1 | nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (T l.50 V (T l.67 V to l.63 V to -40 to +4 -40 to +1 nsumer | 1 chann igned or igned) bits (Un: 2 2 her set ctor ry access rry - ry - (YP.) 0 4.06 V (0 3.98 V (B5°C) | nel signed o 24 5 cution ^{№t} s 14 stage 14 stage 14 stage | r signed) | 27 6 | | 27 | | 27 | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

| Parameter | Symbol | Conditions | | ool Conditions HS (high-speed main) Mode | | • | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|--|---------------|-------------------------------------|---|--|------|-----------------|--------------------------|-----------------|----------------------------|----|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| SCKp cycle time | tkCY1 | tксү1 \geq 2/fclк | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 62.5 | | 250 | | 500 | | ns | |
| | | | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 83.3 | | 250 | | 500 | | ns | |
| SCKp high-/low-level width | tĸнı, tĸ∟ı | $4.0 V \le EV_{DI}$ | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V} \qquad t$ | | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns | |
| | | 2.7 V ≤ EV _D | $500 \leq 5.5 \text{ V}$ | tксү1/2 – 10 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns | |
| SIp setup time (to SCKp [↑]) | tsik1 | $4.0 \ V \le EV_{DI}$ | $00 \leq 5.5 \text{ V}$ | 23 | | 110 | | 110 | | ns | |
| Note 1 | | $2.7 \text{ V} \leq EV_{\text{DI}}$ | $00 \leq 5.5 \text{ V}$ | 33 | | 110 | | 110 | | ns | |
| Slp hold time (from SCKp↑) ^{Note 2} | tksii | 2.7 V ≤ EV _D | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | 10 | | 10 | | ns | |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 20 pF ^{Not} | te 4 | | 10 | | 10 | | 10 | ns | |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM numbers (g = 1)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))



2.8 Flash Memory Programming Characteristics

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------|------------------------------------|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency | fclк | $1.8~V \leq V_{DD} \leq 5.5~V$ | 1 | | 32 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years TA = 85°C | 1,000 | | | Times |
| Number of data flash rewrites Notes 1, 2, 3 | | Retained for 1 years Ta = 25°C | | 1,000,000 | | |
| | | Retained for 5 years TA = 85°C | 100,000 | | | |
| | | Retained for 20 years TA = 85°C | 10,000 | | | |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate | | During serial programming | 115,200 | | 1,000,000 | bps |



2.10 Timing of Entry to Flash Memory Programming Modes

$(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|---|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | ts∪ | POR and LVD reset must be released before the external reset is released. | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | tно | POR and LVD reset must be released before the external reset is released. | 1 | | | ms |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - $t_{su:}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------------------|---------------------------------------|------|--------|------|------|
| X1 clock oscillation | Ceramic resonator/ | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ | 1.0 | | 20.0 | MHz |
| frequency (fx) ^{Note} | crystal resonator | $2.4~V \leq V_{\text{DD}} < 2.7~V$ | 1.0 | | 16.0 | MHz |
| XT1 clock oscillation frequency (fx) ^{Note} | Crystal resonator | | 32 | 32.768 | 35 | kHz |

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

| Oscillators | Parameters | | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------|----------------|---------------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency ^{Notes 1, 2} | fін | | | 1 | | 32 | MHz |
| High-speed on-chip oscillator clock frequency accuracy | | –20 to +85 °C | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -1.0 | | +1.0 | % |
| | | –40 to –20 °C | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -1.5 | | +1.5 | % |
| | | +85 to +105 °C | $2.4~V \leq V_{\text{DD}} \leq 5.5~V$ | -2.0 | | +2.0 | % |
| Low-speed on-chip oscillator clock frequency | fı∟ | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz


2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$




Minimum Instruction Execution Time during Main System Clock Operation






AC Timing Test Points



External System Clock Timing





| (2) | During communication at same potential (CSI mode) (master mode, SCKp internal clock output) |
|-----|--|
| | $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ |

| Parameter | Symbol | | Conditions | HS (high-spee | d main) Mode | Unit |
|--|--------|---|---|---------------|--------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tKCY1 | $t_{KCY1} \geq 4/f_{CLK}$ | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 250 | | ns |
| | | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 500 | | ns |
| SCKp high-/low-level width | tкнı, | $4.0 \ V \leq EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | tксү1/2 – 24 | | ns |
| | tĸ∟1 | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | tксү1/2 – 36 | | ns |
| | | $2.4 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | tксү1/2 – 76 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik1 | $4.0 \ V \leq EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 66 | | ns |
| | | $2.7 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 66 | | ns |
| | | $2.4 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 113 | | ns |
| SIp hold time (from SCKp^) $^{\mbox{Note 2}}$ | tksi1 | | | 38 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF ^{Note} | 54 | | 50 | ns |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



| Parameter | Symbol | Con | ditions | HS (high-speed ma | ain) Mode | Unit |
|--|--------|---|---|-----------------------------|------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time Note 5 | tkCY2 | $4.0~V \leq EV_{\text{DD0}} \leq 5.5$ | 20 MHz < fмск | 16/ fмск | | ns |
| | | V | fмск \leq 20 MHz | 12/fмск | | ns |
| | | $2.7~V \leq EV_{\text{DD0}} \leq 5.5$ | 16 MHz < fмск | 16/ fмск | | ns |
| | | V | fмск \leq 16 MHz | 12/fмск | | ns |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | , | 16/fмск | | ns |
| | | | | 12/fмск and 1000 | | ns |
| SCKp high-/low-level | tкн2, | $4.0~V \leq EV_{\text{DD0}} \leq 5.5$ | V | tксү2/2 – 14 | | ns |
| width | tĸ∟2 | $2.7~V \leq EV_{\text{DD0}} \leq 5.5$ | V | tксү2/2 – 16 | | ns |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5$ | V | tксү2/ 2 – 36 | | ns |
| SIp setup time | tsik2 | $2.7~V \leq EV_{\text{DD0}} \leq 5.5$ | V | 1/fмск+40 | | ns |
| (to SCKp↑) ^{Note 1} | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5$ | V | 1/fмск+60 | | ns |
| SIp hold time (from SCKp↑) ^{№te 2} | tksi2 | $2.4~V \leq EV_{\text{DD0}} \leq 5.5$ | V | 1/fмск+62 | | ns |
| Delay time from SCKp↓ to SOp output | tkso2 | C = 30 pF Note 4 | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | | 2/fмск+66 | ns |
| Note 3 | | | $\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | | 2/fмск+113 | ns |

| (3) | During communication at same potential (CSI mode) (slave mode, SCKp external clock input) |
|-----|--|
| | $(T_A = -40 \text{ to } \pm 105^{\circ}\text{C} 24 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 55 \text{ V}_{D0} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0.\text{ V}_{D1}$ |


- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), p: Changel number (n = 0, ta 2) an EMA number (n = 0, 1, 4, 5, 0, 14)
 - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


CSI mode connection diagram (during communication at same potential)








CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)






Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



3.10 Timing of Entry to Flash Memory Programming Modes

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|---|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | tsu | POR and LVD reset must be released before the external reset is released. | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | tно | POR and LVD reset must be released before the external reset is released. | 1 | | | ms |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




4. PACKAGE DRAWINGS

4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12 |
| | | | |



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| | () |
|---|---------------------------------------|
| D | $0.24^{+0.08}_{-0.07}$ |
| E | 0.1±0.05 |
| F | 1.3±0.1 |
| G | 1.2 |
| Н | 8.1±0.2 |
| I | 6.1±0.2 |
| J | 1.0±0.2 |
| К | 0.17±0.03 |
| L | 0.5 |
| Μ | 0.13 |
| Ν | 0.10 |
| Р | $3^{\circ}^{+5}_{-3^{\circ}}^{\circ}$ |
| Т | 0.25 |
| U | 0.6±0.15 |

© 2012 Renesas Electronics Corporation. All rights reserved.

