

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XFI

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101edana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

				(9/12)
Pin count	Package	Data flash	Fields of	Ordering Part Number
			Application	
			Note	
64 nins	64-nin plastic	Mounted	А	R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0,
o i pino	$I = OEP (10 \times 10)$	mountou		R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0,
				R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LLAFB#V0
	mm, 0.5 mm pitch)			R5F100LCAFB#X0, R5F100LDAFB#X0, R5F100LEAFB#X0,
				R5F100LFAFB#X0, R5F100LGAFB#X0, R5F100LHAFB#X0,
				R5F100LJAFB#X0, R5F100LKAFB#X0, R5F100LLAFB#X0
			D	R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0,
				R5F100LFDFB#V0, R5F100LGDFB#V0, R5F100LHDFB#V0,
				R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LLDFB#V0
				R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0,
				R5F100LFDFB#X0, R5F100LGDFB#X0, R5F100LHDFB#X0,
				R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LLDFB#X0
			G	R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0,
				R5F100LFGFB#V0
				R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0,
				R5F100LFGFB#X0
				R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0
				R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
		Not	А	R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0,
		mounted		R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0,
				RSF101LJAFB#V0, RSF101LRAFB#V0, RSF101LLAFB#V0
				R5E101LEAFB#X0, R5E101LGAEB#X0, R5E101LHAEB#X0,
				R5E1011 JAER#X0, R5E1011 KAER#X0, R5E1011 JAER#X0,
			D	R5F101 CDEB#V0 R5F1011 DDEB#V0 R5F1011 EDEB#V0
			_	R5E1011 EDEB#V0 R5E1011 GDEB#V0 R5E1011 HDEB#V0
				R5F101LJDFB#V0. R5F101LKDFB#V0. R5F101LLDFB#V0
				R5F101LCDFB#X0, R5F101LDDFB#X0, R5F101LEDFB#X0,
				R5F101LFDFB#X0, R5F101LGDFB#X0, R5F101LHDFB#X0,
				R5F101LJDFB#X0, R5F101LKDFB#X0, R5F101LLDFB#X0
	64-pin plastic	Mounted	А	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0,
	VEBGA	meanea		R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0,
				R5F100LJABG#U0
	(4 × 4 mm, 0.4 mm			R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0,
	pitch)			R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0,
				R5F100LJABG#W0
			G	R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0,
				R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0,
				R5F100LJGBG#U0
				K5F100LCGBG#W0, K5F100LDGBG#W0, R5F100LEGBG#W0,
				KOF 100LFGBG#W0, KOF 100LGGBG#W0, KOF 100LHGBG#W0,
			Δ	
		Not		
		mounted		R5F101L JARG#U0, K3F101LGADG#00, K3F101LHABG#00,
				R5F1011 CABG#W0 R5F1011 DABG#W0 R5F1011 FABG#W0
				R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0
				R5F101LJABG#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



2.1 Absolute Maximum Ratings

|--|

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V_{DD} +0.3 $^{\text{Note 1}}$	V
Input voltage	VI1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87,	–0.3 to EV _{DD0} +0.3 and –0.3 to V _{DD} +0.3 ^{№te 2}	V
		P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to VDD +0.3 ^{Note 2}	V
Output voltage	Voi	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-0.3 to EV_DD0 +0.3 and -0.3 to V_DD +0.3 $^{\text{Note 2}}$	V
	V _{O2}	P20 to P27, P150 to P156	-0.3 to V_DD +0.3 $^{\text{Note 2}}$	V
Analog input voltage	Val1	ANI16 to ANI26	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 ^{Notes 2, 3}	V
	Vai2	ANI0 to ANI14	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed $AV_{REF}(+) + 0.3 V$ in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	Vihi	Normal input buffer	0.8EV _{DD0}		EVDDO	V	
	VIH2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer $4.0 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	2.2		EVDD0	V
		P80, P81, P142, P143	TTL input buffer $3.3 \ V \leq EV_{\text{DD0}} < 4.0 \ V$	2.0		EVDD0	V
			TTL input buffer 1.6 V \leq EV _{DD0} $<$ 3.3 V	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156	0.7V _{DD}		VDD	V	
	VIH4	P60 to P63	0.7EVDD0		6.0	v	
	VIH5	P121 to P124, P137, EXCLK, EXCLK	(S, RESET	0.8VDD		VDD	v
Input voltage, Iow	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EVDD0	V
	V _{IL2} P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,		TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	0		0.8	V
	P80, P81, P142, P143	P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $1.6 \text{ V} \leq EV_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3VDD	V
	VIL4	P60 to P63		0		0.3EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EXCLK	(S, RESET	0		0.2V _{DD}	V

- Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDDO				1	μA
	ILIH2	P20 to P27, P1 <u>37,</u> P150 to P156, RESET	VI = VDD				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_{I} = V_{DD}$	In input port or external clock input			1	μA
		In resonate connectior		In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Vi = EVsso				-1	μA
	Ilil2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	ILIL3 P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up resistance	Ru	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(4) Peripheral Functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL ^{Note 1}				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 6	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF ^{Note 1}				75.0		μA
Temperature sensor operating current	ITMPS ^{Note 1}				75.0		μA
LVD operating current	LVI Notes 1, 7				0.08		μA
Self- programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART operat	tion		0.70	0.84	mA

Notes 1. Current flowing to V_{DD} .

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.



Parameter	Symbol	nbol Conditions HS (high-spee main) Mode		h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\label{eq:states} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	1/fмск + 85 _{Note2}		1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 3 \ k\Omega \end{array}$	1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		1/fмск + 145 _{Note2}		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	1/fмск + 230 _{Note2}		1/fмск + 230 _{Note2}		1/fмск + 230 _{Note2}		ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	1/fмск + 290 _{Note2}		1/fмск + 290 _{Note2}		1/fмск + 290 _{Note2}		ns
		$\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	_		1/fмск + 290 _{Note2}		1/fмск + 290 _{Note2}		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	0	355	0	355	0	355	ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	0	405	0	405	0	405	ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	_		0	405	0	405	ns

(5)	During communication at same potential (simplified I ² C mode) (2/2)
	$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{D}0} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V})$

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)



3. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } EV_{DD0} \geq V_{b}.$
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vbb tolerance (When 20- to 52-pin products)/EVbb tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)









- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- **3.** fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



(7)	Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output,
	corresponding CSI00 only) (2/2)

	<i>,</i>								
Parameter	Symbol	Conditions	Conditions HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsıkı	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	23		110		110		ns
		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	33		110		110		ns
		$C_b = \underline{20 \text{ pF}}, \text{R}_b = 2.7 \text{k}\Omega$							
SIp hold time (from SCKp↓) ^{Note 2}	tksi1		10		10		10		ns
		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	10		10		10		ns
		$C_b=20 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		10		10		10	ns
SOp output Note 2		$C_b = 20 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		10		10		10	ns
		$C_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00))
- 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.



(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l^2 C mode) (1/2) (T_A = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (hig	h-speed	LS (low	v-speed	LV (low	-voltage	Unit
			MIN	MAX	main)	MAX	main)	MAX	
SCLr clock frequency	fscL	$\label{eq:VDD} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		400 Note 1		300 Note 1		300 ote 1	kHz
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	475		1550		1550		ns
			1150		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1150		1550		1550		ns
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1550		1550		1550		ns
Hold time when SCLr = "H"	tніgн	$\label{eq:Vb} \begin{split} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	245		610		610		ns
		$\label{eq:Vb} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	200		610		610		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	675		610		610		ns
		$\label{eq:Vb} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	600		610		610		ns
		$ \begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	610		610		610		ns



(2) I²C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions H		HS (higl main)	h-speed Mode	LS (low main)	/-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟κ≥ 3.5 MHz	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μS
condition		$1.8 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
Hold time ^{Note 1}	thd:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μS
		$1.8 V \le EV_{DD0} \le 5.3$	$.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			0.6		0.6		μS
Hold time when SCLA0 =	$LA0 = tLow \qquad 2.7 V \le EV_{DD0} \le 5.5 V$		5 V	1.3		1.3		1.3		μS
"L"		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		1.3		1.3		1.3		μs
Hold time when SCLA0 =	tніgн	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μS
"H"		$1.8 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	100		100		100		μs
(reception)		$1.8 V \le EV_{DD0} \le 5.3$	5 V	100		100		100		μS
Data hold time	thd:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0	0.9	0	0.9	0	0.9	μs
(transmission) ^{Note 2}		$1.8~V \le EV_{\text{DD0}} \le 5.3$	5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μS
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Bus-free time	t BUF	$2.7 V \le EV_{DD0} \le 5.1$	5 V	1.3		1.3		1.3		μs
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V$			-3.0 Note 2	mA
			$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
			$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-10.0	mA
			$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P50 to P57, P64 to P67, P70 to P77, P80	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-19.0	mA
		$\begin{array}{l} \text{P117, P146, P147} \\ \text{(When duty} \leq 70\%^{\text{Note 3}} \end{array} \end{array}$	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-10.0	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$2,4~V \le V_{\text{DD}} \le 5.5~V$			-0.1 ^{Note 2}	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$)	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			-1.5	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and $I_{OH} = -10.0$ mA
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



•									
Parameter	Symbol		1	Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high- speed main)	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		0.54	2.90	mA
Current	current Note 2 mode S Note 1 m	mode	mode ^{Note 7}		$V_{DD} = 3.0 V$		0.54	2.90	mA
			$f_{\text{IH}} = 24 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 5.0 V$		0.44	2.30	mA	
				$V_{DD} = 3.0 V$		0.44	2.30	mA	
				$f_{\text{IH}} = 16 \text{ MHz}^{\text{Note 4}}$	$V_{DD} = 5.0 V$		0.40	1.70	mA
					$V_{DD} = 3.0 V$		0.40	1.70	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
			mode ^{Note 7}	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
				VDD = 3.0 V	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
			ſ	VDD = 5.0 V	Resonator connection		0.26	1.10	mA
	Subsystem clock			$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
				VDD = 3.0 V	Resonator connection		0.26	1.10	mA
		Subsystem	fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μA	
			clock	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	μA
			operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.49	0.76	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.56	1.36	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μA
				$T_A = +70^{\circ}C$	Resonator connection		0.72	2.16	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μA
				$T_A = +85^{\circ}C$	Resonator connection		1.01	3.56	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μA
				$T_A = +105^{\circ}C$	Resonator connection		3.20	15.56	μA
		STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	μA
			$T_A = +50^{\circ}C$				0.30	1.10	μA
			$T_A = +70^{\circ}C$				0.46	1.90	μA
			T _A = +85°C				0.75	3.30	μA
			T _A = +105°C			2.94	15.30	μA	

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (TA = -40 to $+105^{\circ}$ C, 2.4 V $\leq EV_{DD0} \leq V_{DD} \leq 5.5$ V, Vss = EVss₀ = 0 V) (2/2)

(Notes and Remarks are listed on the next page.)



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
Transfer rate Note 1					fмск/12 ^{Note 2}	bps
			Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMck = fcLk		2.6	Mbps

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
 - 2. The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$. 2.4 V $\leq EV_{DD0} < 2.7$ V : MAX. 1.3 Mbps
- Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(2)	During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{KCY1} \geq 4/f_{CLK}$	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	250		ns
			$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tкнı,	$4.0~V \leq EV_{\text{DD}}$	$_{0} \leq 5.5 \text{ V}$	tксү1/2 – 24		ns
	tĸ∟1	$2.7 \ V \le EV_{DD}$	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ 2.4 V \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}			ns
		$2.4 \ V \le EV_{DD}$				ns
SIp setup time (to SCKp↑) Note 1	tsik1	$4.0~V \leq EV_{\text{DD}}$	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			ns
		$2.7 \ V \le EV_{DD}$	$_{0} \leq 5.5 \text{ V}$	66		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			ns
SIp hold time (from SCKp \uparrow) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 30 pF Note 4			50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) ($T_A = -40$ to $+105^{\circ}C$, 2.4 V $\leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5$ V. Vss = $EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol		Conditions		HS (high-s Mo	peed main) ode	Unit
					MIN.	MAX.	
Transfer rate		Reception	$4.0 \ V \ \leq \ EV_{\text{DD0}} \ \leq \ 5.5$			fмск/12 ^{Note 1}	bps
			V, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMCk = fcLk		2.6	Mbps
			$2.7 \ V \leq EV_{\text{DD0}} < 4.0$			fмск/12 ^{Note 1}	bps
			V, $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fcLK = 32 MHz, fMCK = fcLK		2.6	Mbps
			$\begin{array}{l} 2.4 \hspace{.1cm} V \hspace{.1cm} \leq \hspace{.1cm} EV_{DD0} \hspace{.1cm} < \hspace{.1cm} 3.3 \\ V, \end{array}$			f _{MCK} /12 Notes 1,2	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMCk = fcLk		2.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The following conditions are required for low voltage interface when E_{VDD0} < $V_{DD}.$ 2.4 V \leq EV_{DD0} < 2.7 V : MAX. 1.3 Mbps
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** $V_{b}[V]$: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04

0

o









Referance	Dimens	sion in Mil	llimeters
Symbol	Min	Nom	Max
D	3.95	4.00	4.05
E	3.95	4.00	4.05
А			0.80
A ₁	0.00	—	
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х			0.05
У			0.05
ZD		0.75	
ZE		0.75	
C2	0.15	0.20	0.25
D ₂		2.50	
E ₂		2.50	



4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JLAFA

R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JHAFA, R5F101JJAFA, R5F101JLAFA

R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JGDFA, R5F100JHDFA, R5F100JJDFA, R5F100JLDFA

R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDFA, R5F101JJDFA, R5F101JLDFA

R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.



4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB



©2012 Renesas Electronics Corporation. All rights reserved.

х

y ZD

ZE

0.08

0.75

0.75

