

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101faafp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(5/12)

Pin	Package	Data	Fields of	Ordering Part Number
count		flash	Application Note	
48 pins	48-pin plastic	Mounted	Α	R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0,
	LFQFP (7 × 7 mm,			R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0,
	0.5 mm pitch)			R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0,
				R5F100GLAFB#V0
				R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0,
				R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0,
				R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0,
				R5F100GLAFB#X0
			D	R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0,
				R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0,
				R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0,
				R5F100GLDFB#V0
				R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0,
				R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0,
				R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0,
				R5F100GLDFB#X0
			G	R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0,
				R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0,
				R5F100GHGFB#V0, R5F100GJGFB#V0
				R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0,
				R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0,
				R5F100GHGFB#X0, R5F100GJGFB#X0
		Not	Α	R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0,
		mounted		R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0,
				R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0,
				R5F101GLAFB#V0
				R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0,
				R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0,
				R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0,
				R5F101GLAFB#X0
			D	R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0,
				R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0,
				R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0,
				R5F101GLDFB#V0
				R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0,
				R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0,
				R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0,
				R5F101GLDFB#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

(6/12)

Pin count	Package	Data flash	Fields of Application	Ordering Part Number
48 pins	48-pin plastic	Mounted	А	R5F100GAANA#U0, R5F100GCANA#U0, R5F100GDANA#U0,
	HWQFN (7 $\times$ 7 mm,			R5F100GEANA#U0, R5F100GFANA#U0, R5F100GGANA#U0,
	0.5 mm pitch)			R5F100GHANA#U0, R5F100GJANA#U0, R5F100GKANA#U0,
				R5F100GLANA#U0
				R5F100GAANA#W0, R5F100GCANA#W0,
				R5F100GDANA#W0, R5F100GEANA#W0,
				R5F100GFANA#W0, R5F100GGANA#W0,
				R5F100GHANA#W0, R5F100GJANA#W0,
				R5F100GKANA#W0, R5F100GLANA#W0
			D	R5F100GADNA#U0, R5F100GCDNA#U0, R5F100GDDNA#U0,
				R5F100GEDNA#U0, R5F100GFDNA#U0, R5F100GGDNA#U0,
				R5F100GHDNA#U0, R5F100GJDNA#U0, R5F100GKDNA#U0,
				R5F100GLDNA#U0
				R5F100GADNA#W0, R5F100GCDNA#W0,
				R5F100GDDNA#W0, R5F100GEDNA#W0,
				R5F100GFDNA#W0, R5F100GGDNA#W0,
				R5F100GHDNA#W0, R5F100GJDNA#W0,
				R5F100GKDNA#W0, R5F100GLDNA#W0
			G	R5F100GAGNA#U0, R5F100GCGNA#U0, R5F100GDGNA#U0,
				R5F100GEGNA#U0, R5F100GFGNA#U0, R5F100GGGNA#U0,
				R5F100GHGNA#U0, R5F100GJGNA#U0
				R5F100GAGNA#W0, R5F100GCGNA#W0,
				R5F100GDGNA#W0, R5F100GEGNA#W0,
				R5F100GFGNA#W0, R5F100GGGNA#W0,
				R5F100GHGNA#W0, R5F100GJGNA#W0
		Not	Α	R5F101GAANA#U0, R5F101GCANA#U0, R5F101GDANA#U0,
		mounted		R5F101GEANA#U0, R5F101GFANA#U0, R5F101GGANA#U0,
				R5F101GHANA#U0, R5F101GJANA#U0, R5F101GKANA#U0,
				R5F101GLANA#U0
				R5F101GAANA#W0, R5F101GCANA#W0,
				R5F101GDANA#W0, R5F101GEANA#W0,
				R5F101GFANA#W0, R5F101GGANA#W0,
				R5F101GHANA#W0, R5F101GJANA#W0,
				R5F101GKANA#W0, R5F101GLANA#W0
			D	R5F101GADNA#U0, R5F101GCDNA#U0, R5F101GDDNA#U0,
				R5F101GEDNA#U0, R5F101GFDNA#U0, R5F101GGDNA#U0,
				R5F101GHDNA#U0, R5F101GJDNA#U0, R5F101GKDNA#U0,
				R5F101GLDNA#U0
				R5F101GADNA#W0, R5F101GCDNA#W0,
				R5F101GDDNA#W0, R5F101GEDNA#W0,
				R5F101GFDNA#W0, R5F101GGDNA#W0,
				R5F101GHDNA#W0, R5F101GJDNA#W0,
				R5F101GKDNA#W0, R5F101GLDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

(8/12)

Pin count	Package	Data flash	Fields of	Ordering Part Number
			Application Note	
64 pins	64-pin plastic LQFP	Mounted	Α	R5F100LCAFA#V0, R5F100LDAFA#V0,
	(12 × 12 mm, 0.65			R5F100LEAFA#V0, R5F100LFAFA#V0,
	mm pitch)			R5F100LGAFA#V0, R5F100LHAFA#V0,
				R5F100LJAFA#V0, R5F100LKAFA#V0, R5F100LLAFA#V0
				R5F100LCAFA#X0, R5F100LDAFA#X0,
				R5F100LEAFA#X0, R5F100LFAFA#X0,
			D	R5F100LGAFA#X0, R5F100LHAFA#X0,
				R5F100LJAFA#X0, R5F100LKAFA#X0, R5F100LLAFA#X0
				R5F100LCDFA#V0, R5F100LDDFA#V0,
				R5F100LEDFA#V0, R5F100LFDFA#V0,
				R5F100LGDFA#V0, R5F100LHDFA#V0,
				R5F100LJDFA#V0, R5F100LKDFA#V0, R5F100LLDFA#V0
			G	R5F100LCDFA#X0, R5F100LDDFA#X0,
				R5F100LEDFA#X0, R5F100LFDFA#X0,
				R5F100LGDFA#X0, R5F100LHDFA#X0,
				R5F100LJDFA#X0, R5F100LKDFA#X0, R5F100LLDFA#X0
				R5F100LCGFA#V0, R5F100LDGFA#V0,
				R5F100LEGFA#V0, R5F100LFGFA#V0
				R5F100LCGFA#X0, R5F100LDGFA#X0,
				R5F100LEGFA#X0, R5F100LFGFA#X0
				R5F100LGGFA#V0, R5F100LHGFA#V0,
				R5F100LJGFA#V0
				R5F100LGGFA#X0, R5F100LHGFA#X0,
				R5F100LJGFA#X0
		Not	Α	R5F101LCAFA#V0, R5F101LDAFA#V0,
		mounted		R5F101LEAFA#V0, R5F101LFAFA#V0,
				R5F101LGAFA#V0, R5F101LHAFA#V0,
				R5F101LJAFA#V0, R5F101LKAFA#V0, R5F101LLAFA#V0
				R5F101LCAFA#X0, R5F101LDAFA#X0,
				R5F101LEAFA#X0, R5F101LFAFA#X0,
			D	R5F101LGAFA#X0, R5F101LHAFA#X0,
				R5F101LJAFA#X0, R5F101LKAFA#X0, R5F101LLAFA#X0
				R5F101LCDFA#V0, R5F101LDDFA#V0,
				R5F101LEDFA#V0, R5F101LFDFA#V0,
				R5F101LGDFA#V0, R5F101LHDFA#V0,
				R5F101LJDFA#V0, R5F101LKDFA#V0, R5F101LLDFA#V0
				R5F101LCDFA#X0, R5F101LDDFA#X0,
				R5F101LEDFA#X0, R5F101LFDFA#X0,
				R5F101LGDFA#X0, R5F101LHDFA#X0,
				R5F101LJDFA#X0, R5F101LKDFA#X0, R5F101LLDFA#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



## 1.4 Pin Identification

ANI0 to ANI14,		REGC:	Regulator capacitance
ANI16 to ANI26:	Analog input	RESET:	Reset
AVREFM:	A/D converter reference	RTC1HZ:	Real-time clock correction clock
	potential (- side) input		(1 Hz) output
AVREFP:	A/D converter reference	RxD0 to RxD3:	Receive data
	potential (+ side) input	SCK00, SCK01, SCK10,	
EVDD0, EVDD1:	Power supply for port	SCK11, SCK20, SCK21,	
EVsso, EVss1:	Ground for port	SCLA0, SCLA1:	Serial clock input/output
EXCLK:	External clock input (Main	SCLA0, SCLA1, SCL00,	
	system clock)	SCL01, SCL10, SCL11,	
EXCLKS:	External clock input	SCL20,SCL21, SCL30,	
	(Subsystem clock)	SCL31:	Serial clock output
INTP0 to INTP11:	Interrupt request from	SDAA0, SDAA1, SDA00	,
	peripheral	SDA01,SDA10, SDA11,	
KR0 to KR7:	Key return	SDA20,SDA21, SDA30,	
P00 to P07:	Port 0	SDA31:	Serial data input/output
P10 to P17:	Port 1	SI00, SI01, SI10, SI11,	
P20 to P27:	Port 2	SI20, SI21, SI30, SI31:	Serial data input
P30 to P37:	Port 3	SO00, SO01, SO10,	
P40 to P47:	Port 4	SO11, SO20, SO21,	
P50 to P57:	Port 5	SO30, SO31:	Serial data output
P60 to P67:	Port 6	TI00 to TI07,	
P70 to P77:	Port 7	TI10 to TI17:	Timer input
P80 to P87:	Port 8	TO00 to TO07,	
P90 to P97:	Port 9	TO10 to TO17:	Timer output
P100 to P106:	Port 10	TOOL0:	Data input/output for tool
P110 to P117:	Port 11	TOOLRxD, TOOLTxD:	Data input/output for external device
P120 to P127:	Port 12	TxD0 to TxD3:	Transmit data
P130, P137:	Port 13	V <sub>DD</sub> :	Power supply
P140 to P147:	Port 14	Vss:	Ground
P150 to P156:	Port 15	X1, X2:	Crystal oscillator (main system clock)
PCLBUZ0, PCLBUZ1	: Programmable clock	XT1, XT2:	Crystal oscillator (subsystem clock)
	output/buzzer output		

### 1.5.3 25-pin products



#### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol		Conditions		speed	high- I main) ode		/-speed Mode	voltage	low- e main) ode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Recep- tion	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate folk Note 4		5.3		1.3		0.6	Mbps
			$1.8 \ V \le EV_{DD0} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V$			fMCK/6 Notes 1 to 3		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with EVDD0≥Vb.
- 3. The following conditions are required for low voltage interface when  $E_{VDDO} < V_{DD}$ .

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$  $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$ 

4. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpd tolerance (When 20- to 52-pin products)/EVpd tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For ViH and ViL, see the DC characteristics with TTL input buffer selected.


**Remarks 1.**  $V_b[V]$ : Communication line voltage

- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmcκ: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13)
- **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (1/2)$ 

Parameter	Symbol	l .	≤ VDD ≤ 5.5 V, Vss =	HS (	high- main) ode	LS (low		-	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1		$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$	24 MHz < fmck	14/ fмск		_		_		ns
			20 MHz < fмcκ ≤ 24 MHz	12/ fмск						ns
			8 MHz < fмcк ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fmck ≤ 4 MHz	6/fмск		10/ fмск		10/ fмск		ns
	$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	24 MHz < fмск	20/ fмск		_		_		ns	
		20 MHz < fмcк ≤ 24 MHz	16/ fмск		_		_		ns	
			16 MHz < fмcк ≤ 20 MHz	14/ fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$	24 MHz < fмск	48/ fмск		_		_		ns
		2	20 MHz < fмcк ≤ 24 MHz	36/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/ fмск		_		_		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/ fмск						ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмcк ≤ 4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$ 

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANIO to ANI14,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI26	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14	•	0		V <sub>DD</sub>	V
		ANI16 to ANI26		0		EV <sub>DD0</sub>	٧
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (hi		VBGR Note 4		V	
		Temperature sensor output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (hi	•		VTMPS25 Note 4	1	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

### 2.6.5 Power supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	Svdd				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 2.4 AC Characteristics.

#### 2.7 RAM Data Retention Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



**Remark** The electrical characteristics of the products G: Industrial applications (T<sub>A</sub> = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

### 3.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings ( $T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	٧
	EV <sub>DD0</sub> , EV <sub>DD1</sub>	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV <sub>DD0</sub> +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	
	V <sub>I2</sub>	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	V <sub>O1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV <sub>DD0</sub> +0.3	٧
		P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	
	V <sub>02</sub>	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	٧
Analog input voltage	VAI1	ANI16 to ANI26	$-0.3$ to EV <sub>DD0</sub> +0.3 and $-0.3$ to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$	V
	V <sub>Al2</sub>	ANI0 to ANI14	$-0.3$ to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$ : + side reference voltage of the A/D converter.
  - 3. Vss : Reference voltage



$(T_A = -40 \text{ to } +105^{\circ}\text{C}.$	2 4 V / EVano	_ EVan. < Van	CEEV Voc.	_ EV EV	$I_{004} = 0.11 (2/5)$
$(1A = -40 10 + 105^{\circ}C.$	. 2.4 V S E V DDO :	= <b>E V</b> DD1 ≤ <b>V</b> DD	) ≤ <b>ɔ.ɔ v. v</b> ss :	= EVSS0 = EV	VSS1 = UVI(2/3)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	lol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		P37, P40 to P47, P102 to P106, P120,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
			$2.7~V \leq EV_{DD0} < 4.0~V$			15.0	mA
	P1		2.4 V ≤ EV <sub>DD0</sub> < 2.7 V			9.0	mA
		Total of P05, P06, P10 to P17, P30,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P70 to P77, P80 to P87, P90 to P97,	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
			2,4 V ≤ EV <sub>DD0</sub> < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				80.0	mA
	lol2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	$2.4~V \leq V_{DD} \leq 5.5~V$			5.0	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
  - 2. Do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(lol \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = (10.0  $\times$  0.7)/(80  $\times$  0.01)  $\cong$  8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7~V \le V_{DD} \le 5.5~V @ 1~MHz$  to 32~MHz  $2.4~V \le V_{DD} \le 5.5~V @ 1~MHz$  to 16~MHz

- **8.** Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit		
	I <sub>DD2</sub>	HALT mode		fih = 32 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.62	3.40	mA		
Current Note 1	Note 2		speed main) mode Note 7		V <sub>DD</sub> = 3.0 V		0.62	3.40	mA		
			mode	fih = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.50	2.70	mA		
					V <sub>DD</sub> = 3.0 V		0.50	2.70	mA		
				fih = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.44	1.90	mA		
					V <sub>DD</sub> = 3.0 V		0.44	1.90	mA		
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	2.10	mA		
			speed main) mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	2.20	mA		
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	2.10	mA		
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.48	2.20	mA		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	1.10	mA		
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.28	1.20	mA		
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	1.10	mA		
		Subsystem		V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	1.20	mA		
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.28	0.61	μA		
			clock operation	T <sub>A</sub> = -40°C	Resonator connection		0.47	0.80	μΑ		
					fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.34	0.61	μΑ	
					T <sub>A</sub> = +25°C	Resonator connection		0.53	0.80	μΑ	
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.41	2.30	μA		
				T <sub>A</sub> = +50°C	Resonator connection		0.60	2.49	μΑ		
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.64	4.03	μA		
						T <sub>A</sub> = +70°C	Resonator connection		0.83	4.22	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.09	8.04	μΑ		
					T <sub>A</sub> = +85°C	Resonator connection		1.28	8.23	μΑ	
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		5.50	41.00	μΑ		
				T <sub>A</sub> = +105°C	Resonator connection		5.50	41.00	μΑ		
	DD3 <sup>Note 6</sup>	STOP mode <sup>Note 8</sup>	T <sub>A</sub> = -40°C				0.19	0.52	μΑ		
			T <sub>A</sub> = +25°C	T <sub>A</sub> = +25°C			0.25	0.52	μΑ		
			T <sub>A</sub> = +50°C				0.32	2.21	μΑ		
			T <sub>A</sub> = +70°C				0.55	3.94	μΑ		
			T <sub>A</sub> = +85°C				1.00	7.95	μA		
			T <sub>A</sub> = +105°C			<u> </u>	5.00	40.00	μΑ		

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 32 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	HS (high-speed ma	in) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	16/fмск		ns
		V	fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5	16 MHz < fмск	16/fмск		ns
		V	fмck ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V			ns
				12/fмcк and 1000		ns
SCKp high-/low-level	<b>t</b> кн2,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ M}$	V	tkcy2/2 – 14		ns
width	tĸL2	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		tkcy2/2 – 16		ns
		$2.4~V \leq EV_{DD0} \leq 5.5~V$		tkcy2/2 - 36		ns
SIp setup time	tsık2	$2.7~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+40		ns
(to SCKp↑) Note 1		$2.4~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+60		ns
SIp hold time (from SCKp↑) Note 2	tksi2	2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5	V	1/fмск+62		ns
Delay time from SCKp↓ to SOp output	tkso2	C = 30 pF Note 4	$2.7~V \leq EV_{DD0} \leq 5.5$ $V$		2/fмск+66	ns
Note 3			$2.4~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+113	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
  - 2. fmck: Serial array unit operation clock frequency

    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

    n: Channel number (mn = 00 to 03, 10 to 13))

#### CSI mode connection diagram (during communication at same potential)





### (4) During communication at same potential (simplified I<sup>2</sup>C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{DD0} \leq 5.5~V,$		400 Note1	kHz
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$		100 Note1	kHz
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "L"	tLOW	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1200		ns
		$C_b = 50$ pF, $R_b = 2.7$ k $\Omega$			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1200		ns
		$C_b = 50$ pF, $R_b = 2.7$ k $\Omega$			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	1/fmck + 220		ns
		$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{DD} \leq 5.5~V,$	1/fmck + 580		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$	0	770	ns
		$C_b = 50$ pF, $R_b = 2.7$ k $\Omega$			
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \ pF, \ R_b = 3 \ k\Omega$			

Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

### 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

	Reference Voltage						
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = VBGR				
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM				
ANI0 to ANI14	Refer to <b>3.6.1 (1)</b> .	Refer to <b>3.6.1 (3)</b> .	Refer to <b>3.6.1 (4)</b> .				
ANI16 to ANI26	Refer to <b>3.6.1 (2)</b> .						
Internal reference voltage	Refer to <b>3.6.1 (1)</b> .		_				
Temperature sensor output							
voltage							

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI2 to ANI14	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AVREFP = VDD Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±1.5	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)  Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		V <sub>BGR</sub> Note 4			V
					VTMPS25 Note	4	V


(Notes are listed on the next page.)





#### 4.5 32-pin Products


R5F100BAANA, R5F100BCANA, R5F100BDANA, R5F100BEANA, R5F100BFANA, R5F100BGANA R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA, R5F101BFANA, R5F101BGANA R5F100BADNA, R5F100BCDNA, R5F100BDDNA, R5F100BEDNA, R5F100BFDNA, R5F100BGDNA R5F101BADNA, R5F101BCDNA, R5F101BDDNA, R5F101BEDNA, R5F100BGGNA, R5F100BGNA, R5F100BGN

JEITA Package code	RENESAS code	Previous code	MASS (TYP.)[g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-5	0.06









Referance	Dimens	ion in Mil	limeters
Symbol	Min	Nom	Max
D	4.95	5.00	5.05
E	4.95	5.00	5.05
Α			0.80
A <sub>1</sub>	0.00	_	
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х			0.05
у			0.05
Z <sub>D</sub>		0.75	
Z <sub>E</sub>		0.75	
C <sub>2</sub>	0.15	0.20	0.25
D <sub>2</sub>		3.50	_
E <sub>2</sub>		3.50	

 $\bigcirc$  2013 Renesas Electronics Corporation. All rights reserved.

#### 4.8 44-pin Products

R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP, R5F100FFAFP, R5F100FGAFP,

R5F100FHAFP, R5F100FJAFP, R5F100FKAFP, R5F100FLAFP

R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, R5F101FEAFP, R5F101FFAFP, R5F101FGAFP,

R5F101FHAFP, R5F101FJAFP, R5F101FKAFP, R5F101FLAFP

R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP, R5F100FFDFP, R5F100FGDFP,

R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP


R5F101FADFP, R5F101FCDFP, R5F101FDDFP, R5F101FEDFP, R5F101FFDFP, R5F101FGDFP,

R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP

R5F100FAGFP, R5F100FCGFP, R5F100FDGFP, R5F100FEGFP, R5F100FFGFP, R5F100FGGFP,

R5F100FHGFP, R5F100FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



© 2012 Renesas Electronics Corporation. All rights reserved.

