

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 31 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 12K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101fgafp-30 |

Table 1-1. List of Ordering Part Numbers

(5/12)

| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|---|-------------|--|--|
| 48 pins | 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) | Mounted | A D G | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0 R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0 R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0 R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0 |
| | | Not mounted | A D | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0 R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0 R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(8/12)

| Pin count | Package | Data flash | Fields of Application ^{Note} | Ordering Part Number |
|-----------|--|-------------|---------------------------------------|--|
| 64 pins | 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch) | Mounted | A D G | R5F100LCAFA#V0, R5F100LDAFA#V0, R5F100LEAFA#V0, R5F100LFAFA#V0, R5F100LGAFA#V0, R5F100LHAFA#V0, R5F100LJAFA#V0, R5F100LKAFA#V0, R5F100LLAFA#V0 R5F100LCAFA#X0, R5F100LDAFA#X0, R5F100LEAFA#X0, R5F100LFAFA#X0, R5F100LGAFA#X0, R5F100LHAFA#X0, R5F100LJAFA#X0, R5F100LKAFA#X0, R5F100LLAFA#X0 R5F100LCDFA#V0, R5F100LDDFA#V0, R5F100LEDFA#V0, R5F100LF DFA#V0, R5F100LGDFA#V0, R5F100LHDFA#V0, R5F100LJDFA#V0, R5F100LK DFA#V0, R5F100LLDFA#V0 R5F100LCDFA#X0, R5F100LDDFA#X0, R5F100LEDFA#X0, R5F100LF DFA#X0, R5F100LGDFA#X0, R5F100LHDFA#X0, R5F100LJDFA#X0, R5F100LK DFA#X0, R5F100LLDFA#X0 R5F100LCGFA#V0, R5F100LDGFA#V0, R5F100LEGFA#V0, R5F100LFGFA#V0 R5F100LCGFA#X0, R5F100LDGFA#X0, R5F100LEGFA#X0, R5F100LFGFA#X0 R5F100LGGFA#V0, R5F100LHGFA#V0, R5F100LJGFA#V0 R5F100LGGFA#X0, R5F100LHGFA#X0, R5F100LJGFA#X0 |
| | | Not mounted | A D | R5F101LCAFA#V0, R5F101LDAFA#V0, R5F101LEAFA#V0, R5F101LFAFA#V0, R5F101LGAFA#V0, R5F101LHAFA#V0, R5F101LJAFA#V0, R5F101LKAFA#V0, R5F101LLAFA#V0 R5F101LCAFA#X0, R5F101LDAFA#X0, R5F101LEAFA#X0, R5F101LFAFA#X0, R5F101LGAFA#X0, R5F101LHAFA#X0, R5F101LJAFA#X0, R5F101LKAFA#X0, R5F101LLAFA#X0 R5F101LCDFA#V0, R5F101LDDFA#V0, R5F101LEDFA#V0, R5F101LF DFA#V0, R5F101LGDFA#V0, R5F101LHDFA#V0, R5F101LJDFA#V0, R5F101LK DFA#V0, R5F101LLDFA#V0 R5F101LCDFA#X0, R5F101LDDFA#X0, R5F101LEDFA#X0, R5F101LF DFA#X0, R5F101LGDFA#X0, R5F101LHDFA#X0, R5F101LJDFA#X0, R5F101LK DFA#X0, R5F101LLDFA#X0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(9/12)

| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|---|------------|--|---|
| 64 pins | 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch) | Mounted | A | R5F100LCAB#V0, R5F100LDAB#V0, R5F100LEAB#V0, R5F100LFAB#V0, R5F100LGAB#V0, R5F100LHAB#V0, R5F100LJAB#V0, R5F100LKAB#V0, R5F100LLAB#V0 R5F100LCAB#X0, R5F100LDAB#X0, R5F100LEAB#X0, R5F100LFAB#X0, R5F100LGAB#X0, R5F100LHAB#X0, R5F100LJAB#X0, R5F100LKAB#X0, R5F100LLAB#X0 R5F100LCD#V0, R5F100LDD#V0, R5F100LED#V0, R5F100LFDF#V0, R5F100LGDF#V0, R5F100LHD#V0, R5F100LJD#V0, R5F100LKDF#V0, R5F100LLD#V0 R5F100LCD#X0, R5F100LDD#X0, R5F100LED#X0, R5F100LFDF#X0, R5F100LGDF#X0, R5F100LHD#X0, R5F100LJD#X0, R5F100LKDF#X0, R5F100LLD#X0 R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0, R5F100LFGFB#V0 R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0, R5F100LFGFB#X0 R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0 R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0 |
| | | | D | |
| | | | G | |
| | | | A | R5F101LCAB#V0, R5F101LDAB#V0, R5F101LEAB#V0, R5F101LFAB#V0, R5F101LGAB#V0, R5F101LHAB#V0, R5F101LJAB#V0, R5F101LKAB#V0, R5F101LLAB#V0 R5F101LCAB#X0, R5F101LDAB#X0, R5F101LEAB#X0, R5F101LFAB#X0, R5F101LGAB#X0, R5F101LHAB#X0, R5F101LJAB#X0, R5F101LKAB#X0, R5F101LLAB#X0 R5F101LCD#V0, R5F101LDD#V0, R5F101LED#V0, R5F101LFDF#V0, R5F101LGDF#V0, R5F101LHD#V0, R5F101LJD#V0, R5F101LKDF#V0, R5F101LLD#V0 R5F101LCD#X0, R5F101LDD#X0, R5F101LED#X0, R5F101LFDF#X0, R5F101LGDF#X0, R5F101LHD#X0, R5F101LJD#X0, R5F101LKDF#X0, R5F101LLD#X0 |
| | | | D | |
| | 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch) | Mounted | A | R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0, R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0, R5F100LJABG#U0 R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0, R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0, R5F100LJABG#W0 R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0, R5F100LFGBG#U0, R5F100LGBBG#U0, R5F100LHGBG#U0, R5F100LJGBG#U0 R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0, R5F100LFGBG#W0, R5F100LGBBG#W0, R5F100LHGBG#W0, R5F100LJGBG#W0 |
| | | | G | |
| | | | A | R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0, R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0, R5F101LJABG#U0 R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0, R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0, R5F101LJABG#W0 |
| | | | Not mounted | |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products A: Consumer applications $T_A = -40$ to $+85^\circ\text{C}$

R5F100xxAxx, R5F101xxAxx

D: Industrial applications $T_A = -40$ to $+85^\circ\text{C}$

R5F100xxDxx, R5F101xxDxx

G: Industrial applications when $T_A = -40$ to $+105^\circ\text{C}$ products is used in the range of $T_A = -40$ to $+85^\circ\text{C}$

R5F100xxGxx

- Cautions**
1. **The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.**
 2. **With products not provided with an $\text{EV}_{\text{DD}0}$, $\text{EV}_{\text{DD}1}$, $\text{EV}_{\text{SS}0}$, or $\text{EV}_{\text{SS}1}$ pin, replace $\text{EV}_{\text{DD}0}$ and $\text{EV}_{\text{DD}1}$ with V_{DD} , or replace $\text{EV}_{\text{SS}0}$ and $\text{EV}_{\text{SS}1}$ with V_{ss} .**
 3. **The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.**

Notes 1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH} : High-speed on-chip oscillator clock frequency

3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see **18.3.3 SNOOZE mode**.

Remarks

- 1. f_{IL} : Low-speed on-chip oscillator clock frequency
- 2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. f_{CLK} : CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)



| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|--|--|-----------------------------------|---------------------------|-----------------------------|------|-----------------------------|------|-----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time <small>Note 5</small> | t _{KCY2} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 20 MHz < f _{MCK} | 8/f _{MCK} | — | — | — | — | — | ns |
| | | | f _{MCK} ≤ 20 MHz | 6/f _{MCK} | — | 6/f _{MCK} | — | 6/f _{MCK} | — | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 16 MHz < f _{MCK} | 8/f _{MCK} | — | — | — | — | — | ns |
| | | | f _{MCK} ≤ 16 MHz | 6/f _{MCK} | — | 6/f _{MCK} | — | 6/f _{MCK} | — | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 6/f _{MCK} and 500 | — | 6/f _{MCK} and 500 | — | 6/f _{MCK} and 500 | — | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 6/f _{MCK} and 750 | — | 6/f _{MCK} and 750 | — | 6/f _{MCK} and 750 | — | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | 6/f _{MCK} and 1500 | — | 6/f _{MCK} and 1500 | — | 6/f _{MCK} and 1500 | — | ns |
| SCKp high-/low-level width | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | — | — | 6/f _{MCK} and 1500 | — | 6/f _{MCK} and 1500 | — | ns |
| | t _{KL2} , t _{KH2} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 7 | — | t _{KCY2} /2 – 7 | — | t _{KCY2} /2 – 7 | — | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 8 | — | t _{KCY2} /2 – 8 | — | t _{KCY2} /2 – 8 | — | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 18 | — | t _{KCY2} /2 – 18 | — | t _{KCY2} /2 – 18 | — | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY2} /2 – 66 | — | t _{KCY2} /2 – 66 | — | t _{KCY2} /2 – 66 | — | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | — | — | t _{KCY2} /2 – 66 | — | t _{KCY2} /2 – 66 | — | ns |

(Notes, Caution, and Remarks are listed on the next page.)

(5) During communication at same potential (simplified I²C mode) (1/2) $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---------------------------------------|-------------------|---|---------------------------|----------------|--------------------------|---------------|----------------------------|---------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCL _r clock frequency | f _{SCL} | 2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | | 1000 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | | 400 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | 1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ | | 300 Note 1 | | 300 Note 1 | | 300 Note 1 | kHz |
| | | 1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | | 250 Note 1 | | 250 Note 1 | | 250 Note 1 | kHz |
| | | 1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | — | | 250 Note 1 | | 250 Note 1 | | kHz |
| Hold time when SCL _r = "L" | t _{LOW} | 2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 475 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1150 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ | 1550 | | 1550 | | 1550 | | ns |
| | | 1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | 1850 | | 1850 | | 1850 | | ns |
| | | 1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | — | | 1850 | | 1850 | | ns |
| Hold time when SCL _r = "H" | t _{HIGH} | 2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 475 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1150 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ | 1550 | | 1550 | | 1550 | | ns |
| | | 1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | 1850 | | 1850 | | 1850 | | ns |
| | | 1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ | — | | 1850 | | 1850 | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

- Remarks**
1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 2. r: IIC number ($r = 00, 01, 10, 20, 30, 31$), g: PIM, POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$)

- (4) When reference voltage (+) = Internal reference voltage ($\text{ADREFP1} = 1$, $\text{ADREFP0} = 0$), reference voltage (-) = $\text{AV}_{\text{REFM}}/\text{ANI1}$ ($\text{ADREFM} = 1$), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

($T_A = -40$ to $+85^\circ\text{C}$, $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$, $1.6 \text{ V} \leq EV_{\text{DD0}} = EV_{\text{DD1}} \leq V_{\text{DD}}$, $V_{\text{SS}} = EV_{\text{SS0}} = EV_{\text{SS1}} = 0 \text{ V}$, Reference voltage (+) = $\text{VBGR}^{\text{Note 3}}$, Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}^{\text{Note 4}}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|------------------|------------------|---|------|------|-------------------------------|---------------|
| Resolution | RES | | | 8 | | bit | |
| Conversion time | tconv | 8-bit resolution | $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | Ezs | 8-bit resolution | $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ | | | ± 0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ | | | ± 2.0 | LSB |
| Differential linearity error ^{Note 1} | DLE | 8-bit resolution | $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ | | | ± 1.0 | LSB |
| Analog input voltage | V _{Ain} | | | 0 | | $\text{VBGR}^{\text{Note 3}}$ | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = V_{SS} , the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AV_{REFM} .

Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AV_{REFM} .

Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AV_{REFM} .

2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode $(T_A = -40 \text{ to } +85^\circ\text{C}, V_{PDR} \leq V_{DD} \leq 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|-------------|------------------------|------|------|------|---------------|
| Detection voltage | V_{LVD0} | Power supply rise time | 3.98 | 4.06 | 4.14 | V |
| | | Power supply fall time | 3.90 | 3.98 | 4.06 | V |
| | V_{LVD1} | Power supply rise time | 3.68 | 3.75 | 3.82 | V |
| | | Power supply fall time | 3.60 | 3.67 | 3.74 | V |
| | V_{LVD2} | Power supply rise time | 3.07 | 3.13 | 3.19 | V |
| | | Power supply fall time | 3.00 | 3.06 | 3.12 | V |
| | V_{LVD3} | Power supply rise time | 2.96 | 3.02 | 3.08 | V |
| | | Power supply fall time | 2.90 | 2.96 | 3.02 | V |
| | V_{LVD4} | Power supply rise time | 2.86 | 2.92 | 2.97 | V |
| | | Power supply fall time | 2.80 | 2.86 | 2.91 | V |
| | V_{LVD5} | Power supply rise time | 2.76 | 2.81 | 2.87 | V |
| | | Power supply fall time | 2.70 | 2.75 | 2.81 | V |
| | V_{LVD6} | Power supply rise time | 2.66 | 2.71 | 2.76 | V |
| | | Power supply fall time | 2.60 | 2.65 | 2.70 | V |
| | V_{LVD7} | Power supply rise time | 2.56 | 2.61 | 2.66 | V |
| | | Power supply fall time | 2.50 | 2.55 | 2.60 | V |
| | V_{LVD8} | Power supply rise time | 2.45 | 2.50 | 2.55 | V |
| | | Power supply fall time | 2.40 | 2.45 | 2.50 | V |
| | V_{LVD9} | Power supply rise time | 2.05 | 2.09 | 2.13 | V |
| | | Power supply fall time | 2.00 | 2.04 | 2.08 | V |
| | V_{LVD10} | Power supply rise time | 1.94 | 1.98 | 2.02 | V |
| | | Power supply fall time | 1.90 | 1.94 | 1.98 | V |
| | V_{LVD11} | Power supply rise time | 1.84 | 1.88 | 1.91 | V |
| | | Power supply fall time | 1.80 | 1.84 | 1.87 | V |
| | V_{LVD12} | Power supply rise time | 1.74 | 1.77 | 1.81 | V |
| | | Power supply fall time | 1.70 | 1.73 | 1.77 | V |
| | V_{LVD13} | Power supply rise time | 1.64 | 1.67 | 1.70 | V |
| | | Power supply fall time | 1.60 | 1.63 | 1.66 | V |
| Minimum pulse width | t_{LW} | | 300 | | | μs |
| Detection delay time | | | | | 300 | μs |

Notes 1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $AMPHS1 = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. f_{IH} : High-speed on-chip oscillator clock frequency
3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | Unit |
|---|--|--|-----------------------------------|---------------------------|------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 250 | | ns |
| | | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | 500 | | ns |
| SCKp high-/low-level width | t _{KH1} , t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 24 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 36 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 76 | | ns |
| Slp setup time (to SCKp↑) ^{Note 1} | t _{SIK1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | 66 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 66 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 113 | | ns |
| Slp hold time (from SCKp↑) ^{Note 2} | t _{SIH1} | | | 38 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | t _{KSO1} | C = 30 pF ^{Note 4} | | | 50 | ns |


- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- Remarks**
- p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
 - f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode serial transfer timing (during communication at same potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)**2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(4) During communication at same potential (simplified I²C mode)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|---------------------------------------|---------------------|---|---|----------------------|------|
| | | | MIN. | MAX. | |
| SCL _r clock frequency | f _{SCL} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | | 400 ^{Note1} | kHz |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | | 100 ^{Note1} | kHz |
| Hold time when SCL _r = "L" | t _{LOW} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1200 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 4600 | | ns |
| Hold time when SCL _r = "H" | t _{HIGH} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1200 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 4600 | | ns |
| Data setup time (reception) | t _{SU:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1/f _{MCK} + 220 ^{Note2} | | ns |
| | | 2.4 V ≤ EV _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1/f _{MCK} + 580 ^{Note2} | | ns |
| Data hold time (transmission) | t _{HD:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 0 | 770 | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 0 | 1420 | ns |

Notes 1. The value must also be equal to or less than f_{MCK}/4.2. Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".**Caution** Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

3.5.2 Serial interface IICA

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | | | Unit | |
|---|--------------|---|---------------------------|------|-----------|------|---------------|--|
| | | | Standard Mode | | Fast Mode | | | |
| | | | MIN. | MAX. | MIN. | MAX. | | |
| SCLA0 clock frequency | f_{SCL} | Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$ | — | — | 0 | 400 | kHz | |
| | | Standard mode: $f_{CLK} \geq 1 \text{ MHz}$ | 0 | 100 | — | — | kHz | |
| Setup time of restart condition | $t_{SU:STA}$ | | 4.7 | | 0.6 | | μs | |
| Hold time ^{Note 1} | $t_{HD:STA}$ | | 4.0 | | 0.6 | | μs | |
| Hold time when SCLA0 = "L" | t_{LOW} | | 4.7 | | 1.3 | | μs | |
| Hold time when SCLA0 = "H" | t_{HIGH} | | 4.0 | | 0.6 | | μs | |
| Data setup time (reception) | $t_{SU:DAT}$ | | 250 | | 100 | | ns | |
| Data hold time (transmission) ^{Note 2} | $t_{HD:DAT}$ | | 0 | 3.45 | 0 | 0.9 | μs | |
| Setup time of stop condition | $t_{SU:STO}$ | | 4.0 | | 0.6 | | μs | |
| Bus-free time | t_{BUF} | | 4.7 | | 1.3 | | μs | |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1} , I_{OL1} , V_{OH1} , V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$
 Fast mode: $C_b = 320 \text{ pF}$, $R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing




Remark $n = 0, 1$

4.5 32-pin Products

R5F100BAANA, R5F100BCANA, R5F100BDANA, R5F100BEANA, R5F100BFANA, R5F100BGANA
 R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA, R5F101BFANA, R5F101BGANA
 R5F100BADNA, R5F100BCDNA, R5F100BDDNA, R5F100BEDNA, R5F100BFDNA, R5F100BGDNA
 R5F101BADNA, R5F101BCDNA, R5F101BDDNA, R5F101BEDNA, R5F101BFDNA, R5F101BGDNA
 R5F100BAGNA, R5F100BCGNA, R5F100BDGNA, R5F100BEGNA, R5F100BFGNA, R5F100BGGNA

| JEITA Package code | RENESAS code | Previous code | MASS (TYP.)[g] |
|--------------------|--------------|----------------|----------------|
| P-HWQFN32-5x5-0.50 | PWQN0032KB-A | P32K8-50-3B4-5 | 0.06 |




| Reference Symbol | Dimension in Millimeters | | |
|------------------|--------------------------|------|------|
| | Min | Nom | Max |
| D | 4.95 | 5.00 | 5.05 |
| E | 4.95 | 5.00 | 5.05 |
| A | — | — | 0.80 |
| A ₁ | 0.00 | — | — |
| b | 0.18 | 0.25 | 0.30 |
| e | — | 0.50 | — |
| L _p | 0.30 | 0.40 | 0.50 |
| x | — | — | 0.05 |
| y | — | — | 0.05 |
| Z _D | — | 0.75 | — |
| Z _E | — | 0.75 | — |
| c ₂ | 0.15 | 0.20 | 0.25 |
| D ₂ | — | 3.50 | — |
| E ₂ | — | 3.50 | — |

©2013 Renesas Electronics Corporation. All rights reserved.

4.9 48-pin Products


R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,
 R5F100GHDDB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,
 R5F101GHDDB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,
 R5F100GHGFB, R5F100GJGFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16 |



R5F100PFAFA, R5F100PGAFA, R5F100PHAFA, R5F100PJAFA, R5F100PKAFA, R5F100PLAFA
 R5F101PFAFA, R5F101PGAFA, R5F101PHAFA, R5F101PJAFA, R5F101PKAFA, R5F101PLAFA
 R5F100PFDFA, R5F100PGDFA, R5F100PHDFA, R5F100PJ DFA, R5F100PK DFA, R5F100PL DFA
 R5F101PFDFA, R5F101PGDFA, R5F101PHDFA, R5F101PJ DFA, R5F101PK DFA, R5F101PL DFA
 R5F100PFGFA, R5F100PGGFA, R5F100PHGFA, R5F100PJGFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|----------------------|--------------|-----------------|-----------------|
| P-LQFP100-14x20-0.65 | PLQP0100JC-A | P100GF-65-GBN-1 | 0.92 |



©2012 Renesas Electronics Corporation. All rights reserved.