

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

-	
Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101fhafp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(1/12)

Pin	Package	Data	Fields of	Ordering Part Number
count	-	flash	Application Note	
20 pins	20-pin plastic LSSOP	Mounted	Α	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0,
	(7.62 mm (300), 0.65			R5F1006EASP#V0
	mm pitch)			R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0,
				R5F1006EASP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0,
				R5F1006EDSP#V0
				R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0,
				R5F1006EDSP#X0
			G	R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0,
				R5F1006EGSP#V0
				R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0,
				R5F1006EGSP#X0
		Not	Α	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0,
		mounted		R5F1016EASP#V0
				R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0,
				R5F1016EASP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0,
				R5F1016EDSP#V0
				R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0,
				R5F1016EDSP#X0
24 pins	24-pin plastic	Mounted	Α	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0,
	HWQFN (4 × 4mm,			R5F1007EANA#U0
	0.5 mm pitch)			R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0,
				R5F1007EANA#W0
			D	R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0,
				R5F1007EDNA#U0
				R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0,
			G	R5F1007EDNA#W0 R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0,
			G	R5F1007AGNA#00, R5F1007CGNA#00, R5F1007DGNA#00,
				R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0,
				R5F1007EGNA#W0
		Not	Α	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0.
		mounted		R5F1017EANA#U0
		mounted		R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0,
				R5F1017EANA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0,
				R5F1017EDNA#U0
				R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0,
				R5F1017EDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

(9/12)

Pin count	Package	Data flash	Fields of Application	Ordering Part Number
64 pins	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	Mounted	A	R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0, R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0, R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LCAFB#X0, R5F100LCAFB#X0, R5F100LFAFB#X0, R5F100LFAFB#X0, R5F100LFAFB#X0, R5F100LJAFB#X0, R5F100LJAFB#X0
			D	R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0, R5F100LFDFB#V0, R5F100LFDFB#V0, R5F100LHDFB#V0, R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0, R5F100LFDFB#X0, R5F100LFDFB#X0, R5F100LFDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LJDFB#X0
			G	R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0, R5F100LFGFB#V0 R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0, R5F100LFGFB#X0 R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0
			Α	R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
		Not mounted	A	R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0, R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0, R5F101LJAFB#V0, R5F101LJAFB#V0, R5F101LCAFB#X0, R5F101LCAFB#X0, R5F101LFAFB#X0, R5F101LFAFB#X0, R5F101LFAFB#X0, R5F101LJAFB#X0, R5F101LJAFB#X0
			D	R5F101LCDFB#V0, R5F101LDDFB#V0, R5F101LEDFB#V0, R5F101LFDFB#V0, R5F101LFDFB#V0, R5F101LHDFB#V0, R5F101LJDFB#V0, R5F101LLDFB#V0 R5F101LCDFB#X0, R5F101LCDFB#X0, R5F101LFDFB#X0, R5F101LFDFB#X0, R5F101LFDFB#X0, R5F101LFDFB#X0, R5F101LJDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDDFB#X0, R5F101LJDFB#X0, R5T1DDFB#X0, R5T1DDFB#X0, R5T1DDFB#X0, R5T1DDFB#X0, R5T1DDFB#X0, R5T1DDFB#X0, R5T1DDFB
	64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)	Mounted	A	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0, R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0, R5F100LJABG#U0 R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0, R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0,
			G	R5F100LJABG#W0 R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0, R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0, R5F100LJGBG#U0 R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0,
				R5F100LFGBG#W0, R5F100LGGBG#W0, R5F100LHGBG#W0, R5F100LJGBG#W0
		Not mounted	A	R5F101LCABG#W0 R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0, R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0, R5F101LJABG#U0 R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0, R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0.

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3 Pin Configuration (Top View)

1.3.1 20-pin products


• 20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remark For pin identification, see 1.4 Pin Identification.

1.5.5 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).

4. When setting to PIOR = 1

70	n	١
1/	'	п
_	_	,

Iter	m	20-	nin	24-	nin	25-	nin	30-	pin	32	-pin	36	pin
itoi											İ		İ
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx
Clock output/buzze	er output	-	=		1		1		2		2		2
				88 kHz, 9 n clock: fr				ИНz, 5 М	Hz, 10 N	МНz			
8/10-bit resolution	A/D converter	6 chanr	nels	6 chanr	nels	6 chanr	nels	8 chanı	nels	8 chan	nels	8 chan	nels
Serial interface		[20-pin,	24-pin,	25-pin p	roducts]								
		• CSI:	1 chann	el/simplif	ied I ² C:	1 channe	el/UART	: 1 chanr	nel				
		• CSI:	1 chann	el/simplif	ied I ² C:	1 channe	el/UART	: 1 chanr	nel				
	[30-pin,	32-pin	products]]									
		• CSI:	1 chann	el/simplif el/simplif	ied I ² C:	1 channe	el/UART	: 1 chanr	nel				
				el/simplif	fied I ² C:	1 channe	el/UART	(UART s	supportir	ng LIN-b	us): 1 ch	nannel	
		[36-pin											
		CSI: 1 channel/simplified l ² C: 1 channel/UART: 1 channel CSI: 1 channel/simplified l ² C: 1 channel/UART: 1 channel											
1				els/simpli						rting LIN	-bus): 1	channel	
ſ	I ² C bus	-	=	1 chanr		1 chanr		1 chanı		1 chan		1 chan	nel
Multiplier and divide accumulator	er/multiply-	• 32 bits	s ÷ 32 b	its = 32 b its = 32 b its + 32 b	its (Uns	igned)		r signed)	1			•	
DMA controller		2 chanr	nels										
Vectored interrupt	Internal	2	3	2	24	2	<u>!</u> 4	2	27	2	27	2	27
sources	External	;	3	ļ	5		5		6		6		6
Key interrupt								•					
Reset													
		InterrInterrInterrInterrInterr	nal reset nal reset nal reset nal reset nal reset	SET pin by watch by power by volta by illega by RAM by illega	er-on-res ge detec al instruc parity e	et ctor tion exec rror		e					
Power-on-reset circ	puit	InterrInterrInterrInterrInterrInterrPowe	nal reset nal reset nal reset nal reset nal reset er-on-res	by watch by power by volta by illega by RAM by illega	er-on-res ge detect al instruct parity e al-memod	et stor stor tion exec rror ry access		0					
Power-on-reset circ	cuit	InterrInterrInterrInterrInterrInterrPowe	nal reset nal reset nal reset nal reset nal reset nal reset er-on-reser er-down-	by watch by power by volta by illega by RAM by illega set: 1 reset: 1	er-on-res ge detectal instruction parity et al-memorial.51 V (Tours) (et stor stor tion exec rror ry access	s 14 stage	es)					
		Interr Interr Interr Interr Interr Interr Interr Powe	nal reset nal reset nal reset nal reset nal reset nal reset nal reset er-on-reser-down- g edge: g edge	by watch by power by volta by illega by RAM by illega set: 1 reset: 1	er-on-res ge detectal instruction parity et al-memorial.51 V (Tours) (et ctor tion exec rror ry access YP.) YP.)	s 14 stage	es)					
Voltage detector	ction	Interresident In	nal reset nal reset nal reset nal reset nal reset nal reset nal reset nal reset er-on-reser-down- g edge: g edge d	by watch by power by volta by illega by RAM by illega set: 1 reset: 1	er-on-res ge detect al instruct parity e al-memon .51 V (T .50 V (T .67 V to	set stor rich execution ex	s 14 stage	es)					
Voltage detector On-chip debug fund	ction	 Interr Interr Interr Interr Interr Interr Powe Powe Rising Fallin Provide 	nal reset nal reset nal reset nal reset nal reset nal reset nal reset nal reset nal reset er-on-reser-down- g edge: g edge d	by watch by power by volta by illega by RAM by illega set: 1 reset: 1	er-on-res ge detect al instruct parity e al-memon .51 V (T .50 V (T .67 V to .63 V to	set stor return execution exec	s 14 stage	es)					
Voltage detector On-chip debug fund	ction	 Interr Interr Interr Interr Interr Interr Interr Powe Powe Rising Fallin Provide V_{DD} = 1 V_{DD} = 2. 	nal reset nal reset nal reset nal reset nal reset nal reset nal reset nal reset nal reset er-on-reser er-down- g edge g edge d .6 to 5.5	by watch by power by volta by illegate by RAM by illegate by illeg	er-on-res ge detect al instruct parity e al-memor .51 V (T .50 V (T .63 V to .63 V to	set stor rich execution ex	s 14 stage 14 stage	es)	applica	tions)			

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Notes 1. Total current flowing into V_{DD} and EV_{DDO}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DDO} or V_{SS}, EV_{SSO}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$ LV (low-voltage main) mode: $1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 4 \text{ MHz}$

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (high-	fin = 32 MHz Note 4	V _{DD} = 5.0 V		0.62	1.86	mA
Current Note 1	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.62	1.86	mA
			mode	fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.50	1.45	mA
					V _{DD} = 3.0 V		0.50	1.45	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.44	1.11	mA
					V _{DD} = 3.0 V		0.44	1.11	mA
			LS (low-	fin = 8 MHz Note 4	V _{DD} = 3.0 V		290	620	μA
			speed main) mode Note 7		V _{DD} = 2.0 V		290	620	μΑ
			LV (low-	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		440	680	μΑ
			voltage main) mode		VDD = 2.0 V		440	680	μΑ
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.08	mA
		mo	speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.08	mA
				V _{DD} = 3.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	0.63	mA
				V _{DD} = 5.0 V	Resonator connection		0.28	0.71	mA
				f _M x = 10 MHz ^{Note 3} ,	Square wave input		0.21	0.63	mA
			V _{DD} = 3.0 V	Resonator connection		0.28	0.71	mA	
			LS (low-	$f_{MX} = 8 MHz^{Note 3},$	Square wave input		110	360	μΑ
			speed main) mode Note 7	V _{DD} = 3.0 V	Resonator connection		160	420	μΑ
				fmx = 8 MHz ^{Note 3} ,	Square wave input		110	360	μΑ
				V _{DD} = 2.0 V	Resonator connection		160	420	μΑ
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.28	0.61	μΑ
			clock operation	T _A = -40°C	Resonator connection		0.47	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.34	0.61	μΑ
				T _A = +25°C	Resonator connection		0.53	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.41	2.30	μΑ
				T _A = +50°C	Resonator connection		0.60	2.49	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.64	4.03	μΑ
				T _A = +70°C	Resonator connection		0.83	4.22	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		1.09	8.04	μΑ
				T _A = +85°C	Resonator connection		1.28	8.23	μА
	IDD3 ^{Note 6}	STOP	T _A = -40°C	•	•		0.19	0.52	μΑ
		mode ^{Note 8}	T _A = +25°C				0.25	0.52	μΑ
			T _A = +50°C				0.32	2.21	μΑ
			T _A = +70°C				0.55	3.94	μΑ
			T _A = +85°C				1.00	7.95	μA

(Notes and Remarks are listed on the next page.)



- Notes 1. Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVSSD, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C


(5) During communication at same potential (simplified I²C mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	` ` `	h-speed Mode	`	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		1000 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq EV _{DD0} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$		_	— 250 250 Note 1 Note 1	kHz			
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5 \text{ k}\Omega$	_		1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	_		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

CSI mode connection diagram (during communication at different potential)



- Remarks 1. $R_b[\Omega]$:Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
 - **2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	٧
	EV _{DD0} , EV _{DD1}	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV _{DD0} +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and -0.3 to V _{DD} +0.3 ^{Note 2}	
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	V _{O1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV _{DD0} +0.3	٧
		P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	and -0.3 to V _{DD} +0.3 ^{Note 2}	
	V ₀₂	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	٧
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$	V
	V _{Al2}	ANI0 to ANI14	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

3.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$2.4~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy		–40 to −20 °C	$2.4~V \leq V_{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105 °C	$2.4~V \leq V_{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

$(T_A = -40 \text{ to } +105^{\circ}\text{C}.$	2 4 V / EVano	_ EVan. < Van	CEEV Voc.	_ EV EV	$I_{004} = 0.11 (2/5)$
$(1A = -40 10 + 105^{\circ}C.$. 2.4 V S E V DDO :	= E V DD1 ≤ V DD) ≤ ɔ.ɔ v. v ss :	= EV SS0 = EV	VSS1 = UVI(2/3)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	lol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P37,	$2.7~V \leq EV_{DD0} < 4.0~V$			9.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% Note 3)	2.4 V ≤ EV _{DD0} < 2.7 V				mA
		Total of P05, P06, P10 to P17, P30,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P31, P50 to P57, P60 to P67,	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 $(\text{When duty} \leq 70\%^{\text{Note 3}})$	2,4 V ≤ EV _{DD0} < 2.7 V			15.0 Note 2 40.0 15.0 9.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				80.0	mA
	lol2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	$2.4~V \leq V_{DD} \leq 5.5~V$			5.0	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (3/5)$

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EV _{DD0}	V
			TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156	0.7V _{DD}		V_{DD}	V	
	V _{IH4}	P60 to P63				6.0	V
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLKS, RESET				V _{DD}	V
Input voltage, low	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EVDDO	V
	V _{IL2}	V _{IL2} P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156	0		0.3V _{DD}	V	
	VIL4	P60 to P63	0		0.3EV _{DD0}	٧	
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLK	0		0.2V _{DD}	٧	

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum instruction execution time)	Тсч	Main system clock (fmain) operation	HS (high-speed main) mode	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem clock (fsub) $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ operation		28.5	30.5	31.3	μS	
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
External system clock frequency	fex	$2.7~V \leq V_{DD} \leq 5.5~V$		1.0		20.0	MHz	
		2.4 V ≤ V _{DD} < 2.7 V		1.0		16.0	MHz	
	fexs			32		35	kHz	
External system clock input high- level width, low-level width	texh, texl	$2.7~V \leq V_{DD} \leq 5.5~V$		24			ns	
		$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$		30			ns	
	texhs, texhs			13.7			μS	
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tтіL			1/fмск+10			ns ^{Note}	
TO00 to TO07, TO10 to TO17	f то	HS (high-spe	eed 4.0 V	≤ EV _{DD0} ≤ 5.5 V			16	MHz
output frequency		main) mode	2.7 V	≤ EV _{DD0} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD0} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	eed 4.0 V	\leq EV _{DD0} \leq 5.5 V			16	MHz
frequency			2.7 V	≤ EV _{DD0} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD0} < 2.7 V			4	MHz
Interrupt input high-level width,	tinth, tintl	INTP0	2.4 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width		INTP1 to INT	TP11 2.4 V	\leq EV _{DD0} \leq 5.5 V	1			μS
Key interrupt input low-level width	t KR	KR0 to KR7	$2.4~V \leq EV_{DD0} \leq 5.5~V$		250			ns
RESET low-level width	trsl				10			μS


Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $2.4V \le EV_{DD0} < 2.7 \text{ V}$: MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))


Minimum Instruction Execution Time during Main System Clock Operation




AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing




Key Interrupt Input Timing




RESET Input Timing



Simplified I²C mode mode connection diagram (during communication at same potential)




Simplified I²C mode serial transfer timing (during communication at same potential)



Remarks 1. $R_b[\Omega]$:Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance

- 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
- 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)


CSI mode connection diagram (during communication at different potential)



- Remarks 1. $R_b[\Omega]$:Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.