

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101fhdfp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101fhdfp-50</a>

Table 1-1. List of Ordering Part Numbers


(6/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
48 pins	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	Mounted	A D G	R5F100GAANA#U0, R5F100GCANA#U0, R5F100GDANA#U0, R5F100GEANA#U0, R5F100GFANA#U0, R5F100GGANA#U0, R5F100GHANA#U0, R5F100GJANA#U0, R5F100GKANA#U0, R5F100GLANA#U0 R5F100GAANA#W0, R5F100GCANA#W0, R5F100GDANA#W0, R5F100GEANA#W0, R5F100GFANA#W0, R5F100GGANA#W0, R5F100GHANA#W0, R5F100GJANA#W0, R5F100GKANA#W0, R5F100GLANA#W0 R5F100GADNA#U0, R5F100GCDNA#U0, R5F100GDDNA#U0, R5F100GEDNA#U0, R5F100GFDNA#U0, R5F100GGDNA#U0, R5F100GHDNA#U0, R5F100GJDNA#U0, R5F100GKDNA#U0, R5F100GLDNA#U0 R5F100GADNA#W0, R5F100GCDNA#W0, R5F100GDDNA#W0, R5F100GEDNA#W0, R5F100GFDNA#W0, R5F100GGDNA#W0, R5F100GHDNA#W0, R5F100GJDNA#W0, R5F100GKDNA#W0, R5F100GLDNA#W0 R5F100GAGNA#U0, R5F100GCGNA#U0, R5F100GDGNA#U0, R5F100GEGNA#U0, R5F100GFGNA#U0, R5F100GGGNA#U0, R5F100GHGNA#U0, R5F100GJGNA#U0 R5F100GAGNA#W0, R5F100GCGNA#W0, R5F100GDGNA#W0, R5F100GEGNA#W0, R5F100GFGNA#W0, R5F100GGGNA#W0, R5F100GHGNA#W0, R5F100GJGNA#W0
	Not mounted	A D		R5F101GAANA#U0, R5F101GCANA#U0, R5F101GDANA#U0, R5F101GEANA#U0, R5F101GFANA#U0, R5F101GGANA#U0, R5F101GHANA#U0, R5F101GJANA#U0, R5F101GKANA#U0, R5F101GLANA#U0 R5F101GAANA#W0, R5F101GCANA#W0, R5F101GDANA#W0, R5F101GEANA#W0, R5F101GFANA#W0, R5F101GGANA#W0, R5F101GHANA#W0, R5F101GJANA#W0, R5F101GKANA#W0, R5F101GLANA#W0 R5F101GADNA#U0, R5F101GCDNA#U0, R5F101GDDNA#U0, R5F101GEDNA#U0, R5F101GFDNA#U0, R5F101GGDNA#U0, R5F101GHDNA#U0, R5F101GJDNA#U0, R5F101GKDNA#U0, R5F101GLDNA#U0 R5F101GADNA#W0, R5F101GCDNA#W0, R5F101GDDNA#W0, R5F101GEDNA#W0, R5F101GFDNA#W0, R5F101GGDNA#W0, R5F101GHDNA#W0, R5F101GJDNA#W0, R5F101GKDNA#W0, R5F101GLDNA#W0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 48-pin plastic HWQFN ( $7 \times 7$  mm, 0.5 mm pitch)




**Caution Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks 1.** For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V<sub>SS</sub>.

### 1.3.14 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



**Cautions** 1. Make EV<sub>SS0</sub>, EV<sub>SS1</sub> pins the same potential as V<sub>SS</sub> pin.


2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub>, EV<sub>DD1</sub> pins (EV<sub>DD0</sub> = EV<sub>DD1</sub>).

3. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).


**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

- When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub>, EV<sub>DD0</sub> and EV<sub>DD1</sub> pins and connect the V<sub>SS</sub>, EV<sub>SS0</sub> and EV<sub>SS1</sub> pins to separate ground lines.
- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.


## 1.5.2 24-pin products



## 1.5.3 25-pin products



## 1.5.4 30-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
3. When setting to PIOR = 1

(2/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin	
	R5F100EX	R5F101EX	R5F100FX	R5F101FX	R5F100GX	R5F101GX	R5F100JX	R5F101JX	R5F100LX	R5F101LX
Clock output/buzzer output	2		2		2		2		2	
<ul style="list-style-type: none"> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: <math>f_{MAIN} = 20</math> MHz operation)</li> <li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: <math>f_{SUB} = 32.768</math> kHz operation)</li> </ul>										
8/10-bit resolution A/D converter	9 channels		10 channels		10 channels		12 channels		12 channels	
Serial interface	<p>[40-pin, 44-pin products]</p> <ul style="list-style-type: none"> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul> <p>[48-pin, 52-pin products]</p> <ul style="list-style-type: none"> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 1 channel/simplified I<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul> <p>[64-pin products]</p> <ul style="list-style-type: none"> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>• CSI: 2 channels/simplified I<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul>									
I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel
Multiplier and divider/multiply-accumulator	<ul style="list-style-type: none"> <li>• 16 bits × 16 bits = 32 bits (Unsigned or signed)</li> <li>• 32 bits ÷ 32 bits = 32 bits (Unsigned)</li> <li>• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)</li> </ul>									
DMA controller	2 channels									
Vectored interrupt sources	Internal	27	27	27	27	27	27	27	27	27
	External	7	7	10	12	12	13	13	13	13
Key interrupt	4									
Reset	<ul style="list-style-type: none"> <li>• Reset by <u>RESET</u> pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <sup>Note</sup></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>									
Power-on-reset circuit	<ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 V (TYP.)</li> <li>• Power-down-reset: 1.50 V (TYP.)</li> </ul>									
Voltage detector	<ul style="list-style-type: none"> <li>• Rising edge : 1.67 V to 4.06 V (14 stages)</li> <li>• Falling edge : 1.63 V to 3.98 V (14 stages)</li> </ul>									
On-chip debug function	Provided									
Power supply voltage	$V_{DD} = 1.6$ to $5.5$ V ( $T_A = -40$ to $+85^\circ\text{C}$ ) $V_{DD} = 2.4$ to $5.5$ V ( $T_A = -40$ to $+105^\circ\text{C}$ )									
<R>	Operating ambient temperature									
	$T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications) $T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications)									

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

**Notes** 1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 32 MHz  
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remarks** 1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency

3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (2/2)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.86 mA	
				$V_{DD} = 3.0 \text{ V}$			0.62	1.86 mA	
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.50	1.45 mA	
				$V_{DD} = 3.0 \text{ V}$			0.50	1.45 mA	
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$			0.44	1.11 mA	
				$V_{DD} = 3.0 \text{ V}$			0.44	1.11 mA	
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			290	620 $\mu\text{A}$	
				$V_{DD} = 2.0 \text{ V}$			290	620 $\mu\text{A}$	
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$			440	680 $\mu\text{A}$	
				$V_{DD} = 2.0 \text{ V}$			440	680 $\mu\text{A}$	
		HS (high-speed main) mode <sup>Note 7</sup>	$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input			0.31	1.08 mA	
				Resonator connection			0.48	1.28 mA	
			$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			0.31	1.08 mA	
				Resonator connection			0.48	1.28 mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input			0.21	0.63 mA	
				Resonator connection			0.28	0.71 mA	
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			0.21	0.63 mA	
				Resonator connection			0.28	0.71 mA	
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input			110	360 $\mu\text{A}$	
				Resonator connection			160	420 $\mu\text{A}$	
			$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 2.0 \text{ V}$	Square wave input			110	360 $\mu\text{A}$	
				Resonator connection			160	420 $\mu\text{A}$	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input			0.28	0.61 $\mu\text{A}$	
				Resonator connection			0.47	0.80 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input			0.34	0.61 $\mu\text{A}$	
				Resonator connection			0.53	0.80 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input			0.41	2.30 $\mu\text{A}$	
				Resonator connection			0.60	2.49 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input			0.64	4.03 $\mu\text{A}$	
				Resonator connection			0.83	4.22 $\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input			1.09	8.04 $\mu\text{A}$	
				Resonator connection			1.28	8.23 $\mu\text{A}$	
$I_{DD3}^{Note 6}$	STOP mode <sup>Note 8</sup>	$T_A = -40^\circ\text{C}$					0.19	0.52 $\mu\text{A}$	
		$T_A = +25^\circ\text{C}$					0.25	0.52 $\mu\text{A}$	
		$T_A = +50^\circ\text{C}$					0.32	2.21 $\mu\text{A}$	
		$T_A = +70^\circ\text{C}$					0.55	3.94 $\mu\text{A}$	
		$T_A = +85^\circ\text{C}$					1.00	7.95 $\mu\text{A}$	

(Notes and Remarks are listed on the next page.)

**Notes** 1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 4 MHz

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq 2/f_{CLK}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	62.5		250		500		ns
			$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	83.3		250		500		ns
SCKp high-/low-level width	$t_{KH1}, t_{KL1}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 7$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp $\uparrow$ ) <small>Note 1</small>	$t_{SIK1}$	$4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		23		110		110		ns
		$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		33		110		110		ns
Slp hold time (from SCKp $\uparrow$ ) <small>Note 2</small>	$t_{KSI1}$	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		10		10		10		ns
Delay time from SCKp $\downarrow$ to SOp output <small>Note 3</small>	$t_{KS01}$	$C = 20 \text{ pF}$ <small>Note 4</small>			10		10		10	ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks** 1. This value is valid only when CSI00’s peripheral I/O redirect function is not used.

- p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

### 2.6.5 Power supply voltage rising slope characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	$S_{VDD}$				54	V/ms


**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 RAM Data Retention Characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.46 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



### 3.3.2 Supply current characteristics

#### (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD1}$	Operating mode	HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.1		mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		2.1		mA
					$V_{DD} = 5.0 \text{ V}$		4.6	7.5		mA
					$V_{DD} = 3.0 \text{ V}$		4.6	7.5		mA
					$V_{DD} = 5.0 \text{ V}$		3.7	5.8		mA
					$V_{DD} = 3.0 \text{ V}$		3.7	5.8		mA
					$V_{DD} = 5.0 \text{ V}$		2.7	4.2		mA
					$V_{DD} = 3.0 \text{ V}$		2.7	4.2		mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.0	4.9		mA
				Resonator connection		3.2	5.0		mA	
				Square wave input		3.0	4.9		mA	
				Resonator connection		3.2	5.0		mA	
				Square wave input		1.9	2.9		mA	
				Resonator connection		1.9	2.9		mA	
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	2.9		mA
				Resonator connection		1.9	2.9		mA	
				Square wave input		4.1	4.9		$\mu\text{A}$	
				Resonator connection		4.2	5.0		$\mu\text{A}$	
				Square wave input		4.1	4.9		$\mu\text{A}$	
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Resonator connection		4.2	5.0		$\mu\text{A}$
				Square wave input		4.2	5.0		$\mu\text{A}$	
				Resonator connection		4.3	5.6		$\mu\text{A}$	
				Square wave input		4.3	6.3		$\mu\text{A}$	
				Resonator connection		4.4	6.4		$\mu\text{A}$	
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.6	7.7		$\mu\text{A}$
				Resonator connection		4.7	7.8		$\mu\text{A}$	
				Square wave input		6.9	19.7		$\mu\text{A}$	
				Resonator connection		7.0	19.8		$\mu\text{A}$	
				Square wave input						

(Notes and Remarks are listed on the next page.)

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products


 $(T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	$I_{DD1}$	Operating mode	HS (high-speed main) mode Note 5	$f_{IH} = 32 \text{ MHz}$ <sup>Note 3</sup>	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	9.2	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		5.2	9.2	mA
				$f_{IH} = 24 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	7.0	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		4.1	7.0	mA
		HS (high-speed main) mode Note 5	$f_{MX} = 20 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
				Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
			$f_{MX} = 10 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
			$f_{MX} = 10 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9		$\mu\text{A}$
				Normal operation	Resonator connection		4.9	6.0		$\mu\text{A}$
				Normal operation	Square wave input		4.9	5.9		$\mu\text{A}$
				Normal operation	Resonator connection		5.0	6.0		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6		$\mu\text{A}$
				Normal operation	Resonator connection		5.1	7.7		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3		$\mu\text{A}$
				Normal operation	Resonator connection		5.3	9.4		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3		$\mu\text{A}$
				Normal operation	Resonator connection		5.8	13.4		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		10.0	46.0		$\mu\text{A}$
				Normal operation	Resonator connection		10.0	46.0		$\mu\text{A}$


(Notes and Remarks are listed on the next page.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)**2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
Transfer rate	Transmission	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V		<b>Note 1</b>	bps
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V		<b>Note 3</b>	bps
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V	Theoretical value of the maximum transfer rate C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V		<b>Note 5</b>	bps

**Notes 1.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD0</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
3. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV<sub>DD0</sub> < 4.0 V and 2.4 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↑) <sup>Note</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	162		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	354		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	958		ns
Slp hold time (from SCKp↑) <sup>Note</sup>	t <sub>KSI1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	38		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
Delay time from SCKp↓ to SO <sub>p</sub> output <sup>Note</sup>	t <sub>KSO1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ		200	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		390	ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		966	ns

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↓) <sup>Note</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	88		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	88		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	220		ns
Slp hold time (from SCKp↓) <sup>Note</sup>	t <sub>KSI1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	38		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	38		ns
Delay time from SCKp↑ to SO <sub>p</sub> output <sup>Note</sup>	t <sub>KSO1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ		50	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		50	ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		50	ns

**Note** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

- (2) When reference voltage (+) =  $AV_{REFP}/ANI0$  (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin : ANI16 to ANI26

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, 2.4 V ≤ AV<sub>REFP</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution Target pin : ANI16 to ANI26	3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	3.1875		39	μs
			2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±0.35	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±0.35	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±3.5	LSB
Differential linearity error <small>Note 1</small>	DLE	10-bit resolution EV <sub>DD0</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Notes 3, 4</sup>	2.4 V ≤ AV <sub>REFP</sub> ≤ 5.5 V			±2.0	LSB
Analog input voltage	V <sub>AiN</sub>	ANI16 to ANI26		0		AV <sub>REFP</sub> and EV <sub>DD0</sub>	V

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When AV<sub>REFP</sub> < V<sub>DD</sub>, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

4. When AV<sub>REFP</sub> < EV<sub>DD0</sub> ≤ V<sub>DD</sub>, the MAX. values are as follows.

Overall error: Add ±4.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.


Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.

#### 4.7 40-pin Products

R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA, R5F100EFANA, R5F100EGANA, R5F100EHANA  
 R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA, R5F101EFANA, R5F101EGANA, R5F101EHANA  
 R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA, R5F100EFDNA, R5F100EGDNA,  
 R5F100EHDNA  
 R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA, R5F101EFDNA, R5F101EGDNA,  
 R5F101EHDNA  
 R5F100EAGNA, R5F100ECGNA, R5F100EDGNA, R5F100EEGNA, R5F100EFGNA, R5F100EGGNA,  
 R5F100EHGNA

JEITA Package code	RENESAS code	Previous code	MASS (TYP) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-5	0.09



©2013 Renesas Electronics Corporation. All rights reserved.