

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 31 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101fjafp-30 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G13 1. OUTLINE

Table 1-1. List of Ordering Part Numbers

(5/12)

| Pin | Package | Data | Fields of | Ordering Part Number |
|---------|--------------------------|---------|-------------|---|
| count | | flash | Application | |
| | | | Note | |
| 48 pins | 48-pin plastic | Mounted | Α | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, |
| | LFQFP (7×7 mm, | | | R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, |
| | 0.5 mm pitch) | | | R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, |
| | | | | R5F100GLAFB#V0 |
| | | | | R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, |
| | | | | R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, |
| | | | | R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, |
| | | | | R5F100GLAFB#X0 |
| | | | D | R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, |
| | | | | R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, |
| | | | | R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, |
| | | | | R5F100GLDFB#V0 |
| | | | | R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, |
| | | | | R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, |
| | | | | R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, |
| | | | | R5F100GLDFB#X0 |
| | | | G | R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, |
| | | | | R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, |
| | | | | R5F100GHGFB#V0, R5F100GJGFB#V0 |
| | | | | R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, |
| | | | | R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, |
| | | | | R5F100GHGFB#X0, R5F100GJGFB#X0 |
| | | Not | Α | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, |
| | | mounted | | R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, |
| | | | | R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, |
| | | | | R5F101GLAFB#V0 |
| | | | | R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, |
| | | | | R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, |
| | | | | R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, |
| | | | | R5F101GLAFB#X0 |
| | | | D | R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, |
| | | | | R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, |
| | | | | R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, |
| | | | | R5F101GLDFB#V0 |
| | | | | R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, |
| | | | | R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, |
| 1 | | | | R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, |
| | | | | R5F101GLDFB#X0 |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

RL78/G13 1. OUTLINE

1.3.4 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

RL78/G13 1. OUTLINE

1.5.13 100-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$

LS (low-speed main) mode: 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products


(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------|------------------|--------------------------------|----------------------------|--|-------------------------|------|------|-------|------|
| Supply | I _{DD2} | HALT | HS (high- | f _{IH} = 32 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.62 | 1.89 | mA |
| current | Note 2 | mode | speed main) mode Note 7 | | V _{DD} = 3.0 V | | 0.62 | 1.89 | mA |
| | | | mode | fih = 24 MHz Note 4 | V _{DD} = 5.0 V | | 0.50 | 1.48 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 1.48 | mA |
| | | | | fih = 16 MHz Note 4 | V _{DD} = 5.0 V | | 0.44 | 1.12 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.12 | mA |
| | | | LS (low- | fih = 8 MHz Note 4 | V _{DD} = 3.0 V | | 290 | 620 | μΑ |
| | | | speed main) mode Note 7 | | V _{DD} = 2.0 V | | 290 | 620 | μΑ |
| | | | LV (low- | f _{IH} = 4 MHz Note 4 | V _{DD} = 3.0 V | | 460 | 700 | μΑ |
| | | | voltage main) mode | | V _{DD} = 2.0 V | | 460 | 700 | μΑ |
| | | | HS (high- | fmx = 20 MHz ^{Note 3} , | Square wave input | | 0.31 | 1.14 | mA |
| | | | speed main) mode Note 7 | V _{DD} = 5.0 V | Resonator connection | | 0.48 | 1.34 | mA |
| | | | | $f_{MX} = 20 \text{ MHz}^{Note 3},$ | Square wave input | | 0.31 | 1.14 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.48 | 1.34 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.21 | 0.68 | mA |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.28 | 0.76 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.21 | 0.68 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.28 | 0.76 | mA |
| | | | LS (low- | $f_{MX} = 8 MHz^{Note 3}$ | Square wave input | | 110 | 390 | μΑ |
| | | | speed main) mode Note 7 | V _{DD} = 3.0 V | Resonator connection | | 160 | 450 | μΑ |
| | | | | $f_{MX} = 8 MHz^{Note 3},$ | Square wave input | | 110 | 390 | μΑ |
| | | | | V _{DD} = 2.0 V | Resonator connection | | 160 | 450 | μΑ |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.31 | 0.66 | μΑ |
| | | | clock operation | T _A = -40°C | Resonator connection | | 0.50 | 0.85 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.38 | 0.66 | μΑ |
| | | | | T _A = +25°C | Resonator connection | | 0.57 | 0.85 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.47 | 3.49 | μΑ |
| | | | | T _A = +50°C | Resonator connection | | 0.66 | 3.68 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.80 | 6.10 | μΑ |
| | | | | T _A = +70°C | Resonator connection | | 0.99 | 6.29 | μΑ |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 1.52 | 10.46 | μΑ |
| | | | | T _A = +85°C | Resonator connection | | 1.71 | 10.65 | μΑ |
| | IDD3 Note 6 | STOP mode ^{Note 8} | T _A = -40°C | | | | 0.19 | 0.54 | μΑ |
| | | mode | T _A = +25°C | | | | 0.26 | 0.54 | μΑ |
| | | | T _A = +50°C | | | | 0.35 | 3.37 | μΑ |
| | | | T _A = +70°C | | | | 0.68 | 5.98 | μA |
| | | | T _A = +85°C | | | | 1.40 | 10.34 | μΑ |


(Notes and Remarks are listed on the next page.)



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13))

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Condit | ions | , , | h-speed Mode | , | /-speed Mode | , | -voltage Mode | Unit |
|--------------------------------|---------------|--|---------------|-----------------------|-----------------|-----------------------|-----------------|-----------------------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy2 | $4.0~V \le EV_{DD0} \le 5.5$ | 20 MHz < fмск | 8/fмск | | _ | | _ | | ns |
| Note 5 | | V | fмск ≤ 20 MHz | 6/ƒмск | | 6/fмск | | 6/fмск | | ns |
| | | $2.7~V \leq EV_{DD0} \leq 5.5$ | 16 MHz < fмск | 8/fмск | | _ | | _ | | ns |
| | | V | fмск ≤ 16 MHz | 6/ƒмск | | 6/fмск | | 6/fмск | | ns |
| | | $2.4~V \le EV_{DD0} \le 5.5~V$ | | 6/fмск and 500 | | 6/fмск and 500 | | 6/fмск and 500 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 6/fмск and 750 | | 6/fмск and 750 | | 6/fмск and 750 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | 6/fмск and 1500 | | 6/fмск and 1500 | | 6/fмск and 1500 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 | V | _ | | 6/fмск and 1500 | | 6/fмск and 1500 | | ns |
| SCKp high-/low- level width | tkH2, tkL2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 – 7 | | tксү2/2 - 7 | | tkcy2/2 -7 | | ns |
| | | $2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$ | | tксу2/2 — 8 | | tксу2/2 - 8 | | tkcy2/2 -8 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 – 18 | | tксу2/2 - 18 | | tксу2/2 - 18 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 — 66 | | tксү2/2 - 66 | | tkcy2/2 - 66 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 | V | _ | | tксү2/2 - 66 | | tkcy2/2 - 66 | | ns |

(Notes, Caution, and Remarks are listed on the next page.)


(5) During communication at same potential (simplified I²C mode) (1/2)

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)


| Parameter | Symbol | Conditions | ` ` | h-speed Mode | ` | v-speed Mode | ` | -voltage Mode | Unit |
|---------------------------|--------|---|------|-----------------|------|-----------------|------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLr clock frequency | fscL | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | | 1000 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | $1.8~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | | 400 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | 1.8 V \leq EV _{DD0} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ | | 300 Note 1 | | 300 Note 1 | | 300 Note 1 | kHz |
| | | $1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | | 250 Note 1 | | 250 Note 1 | | 250 Note 1 | kHz |
| | | 1.6 V \leq EV _{DD0} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ | | _ | | 250 Note 1 | | 250 Note 1 | kHz |
| Hold time when SCLr = "L" | tLOW | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | 475 | | 1150 | | 1150 | | ns |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | 1150 | | 1150 | | 1150 | | ns |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | 1550 | | 1550 | | 1550 | | ns |
| | | $1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | 1850 | | 1850 | | 1850 | | ns |
| | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | _ | | 1850 | | 1850 | | ns |
| Hold time when SCLr = "H" | tніgн | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | 475 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1150 | | 1150 | | 1150 | | ns |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | 1550 | | 1550 | | 1550 | | ns |
| | | $1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | 1850 | | 1850 | | 1850 | | ns |
| | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$ | _ | | 1850 | | 1850 | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
 - 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
 - fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),
 - n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | , | v-speed Mode | • | -voltage Mode | Unit |
|--------------------------------------|--------|--|---------------------------|------|------|-----------------|------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↓) Note 2 | tsıkı | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$ | 23 | | 110 | | 110 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $ 2.7 \ V \le EV_{DD0} < 4.0 \ V, $ $ 2.3 \ V \le V_b \le 2.7 \ V, $ | 33 | | 110 | | 110 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp hold time (from SCKp↓) Note 2 | tksi1 | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V, $ | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$ | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| Delay time from SCKp↑ to | tkso1 | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$ | | 10 | | 10 | | 10 | ns |
| SOp output Note 2 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$ | | 10 | | 10 | | 10 | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.** $R_b[\Omega]$:Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))
 - 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

| Parameter | Symbol | Conditions | , 0 | h-speed Mode | ` | /-speed Mode | , | -voltage Mode | Unit |
|--------------------------------------|---------------|---|------|-----------------|------|-----------------|------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↓) Note 1 | tsıĸı | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $ | 44 | | 110 | | 110 | | ns |
| | | $C_b = 30$ pF, $R_b = 1.4$ k Ω | | | | | | | |
| | | | 44 | | 110 | | 110 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| | | $ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $ | 110 | | 110 | | 110 | | ns |
| | | $C_b = 30$ pF, $R_b = 5.5$ k Ω | | | | | | | |
| SIp hold time (from SCKp↓) Note 1 | t KSI1 | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $ | 19 | | 19 | | 19 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $ | 19 | | 19 | | 19 | | ns |
| | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| | | $ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $ | 19 | | 19 | | 19 | | ns |
| | | $C_b = 30$ pF, $R_b = 5.5$ k Ω | | | | | | | |
| Delay time from SCKp↑ to | tkso1 | $ \begin{array}{c} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $ | | 25 | | 25 | | 25 | ns |
| SOp output Note 1 | | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $ \begin{array}{c} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \end{array} $ | | 25 | | 25 | | 25 | ns |
| | | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| | | $\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$ | | 25 | | 25 | | 25 | ns |
| | | $C_b = 30$ pF, $R_b = 5.5$ k Ω | | | | | | | |

Notes

- 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 2. Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(2) I2C fast mode

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Сог | nditions | , , | h-speed Mode | ` | /-speed Mode | ` | -voltage Mode | Unit |
|-----------------------------|---------------|--|-----------------------------------|------|-----------------|------|-----------------|------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | fscL | Fast mode: | $2.7~V \leq EV_{DD0} \leq 5.5~V$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| | | fc∟κ≥ 3.5 MHz | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart | tsu:sta | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| condition | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| Hold time ^{Note 1} | thd:sta | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| Hold time when SCLA0 = | tLOW | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 1.3 | | 1.3 | | 1.3 | | μS |
| " <u>L</u> " | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 1.3 | | 1.3 | | 1.3 | | μS |
| Hold time when SCLA0 = | t HIGH | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| "H" | | 1.8 V ≤ EV _{DD0} ≤ 5.8 | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| Data setup time | tsu:dat | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 100 | | 100 | | 100 | | μS |
| (reception) | | 1.8 V ≤ EV _{DD0} ≤ 5.8 | 5 V | 100 | | 100 | | 100 | | μS |
| Data hold time | thd:dat | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μS |
| (transmission)Note 2 | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μS |
| Setup time of stop | tsu:sto | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μS |
| condition | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μS |
| Bus-free time | t BUF | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 1.3 | | 1.3 | | 1.3 | | μS |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V | 1.3 | | 1.3 | | 1.3 | | μS |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

<R>

2.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------|-------------------------------------|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency | fclk | $1.8~V \leq V \text{dd} \leq 5.5~V$ | 1 | | 32 | MHz |
| Number of code flash rewrites | Cerwr | Retained for 20 years TA = 85°C | 1,000 | | | Times |
| Number of data flash rewrites | | Retained for 1 years TA = 25°C | | 1,000,000 | | |
| | | Retained for 5 years TA = 85°C | 100,000 | | | |
| | | Retained for 20 years TA = 85°C | 10,000 | | | |

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate | | During serial programming | 115,200 | _ | 1,000,000 | bps |

- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


| Parameter | Symbol | | Conditions | HS (high-spee | ed main) Mode | Unit |
|--|------------------|--------------------------|---|---------------|---------------|------|
| | | | | | MAX. | |
| SCKp cycle time | tkcy1 | tkcy1 ≥ 4/fclk | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 250 | | ns |
| | | | $2.4~V \leq EV_{DD0} \leq 5.5~V$ | 500 | | ns |
| SCKp high-/low-level width | t кн1, | 4.0 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | tkcy1/2 - 24 | | ns |
| | t _{KL1} | 2.7 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | tkcy1/2 - 36 | | ns |
| | | 2.4 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | tkcy1/2 - 76 | | ns |
| SIp setup time (to SCKp↑) Note 1 | tsıĸ1 | 4.0 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | 66 | | ns |
| | | 2.7 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | 66 | | ns |
| | | 2.4 V ≤ EV _{DD} | ₀₀ ≤ 5.5 V | 113 | | ns |
| SIp hold time (from SCKp↑) Note 2 | t KSI1 | | | 38 | | ns |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1 | C = 30 pF Note | o 4 | | 50 | ns |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.


Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3).
 - g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10 to 13))

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VIL, see the DC characteristics with TTL input buffer selected.


- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01, 02, 10, 12, 13)

4. PACKAGE DRAWINGS

4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12 |





© 2012 Renesas Electronics Corporation. All rights reserved.


4.5 32-pin Products


R5F100BAANA, R5F100BCANA, R5F100BDANA, R5F100BEANA, R5F100BFANA, R5F100BGANA R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA, R5F101BFANA, R5F101BGANA R5F100BADNA, R5F100BCDNA, R5F100BDDNA, R5F100BEDNA, R5F100BFDNA, R5F100BGDNA R5F101BADNA, R5F101BCDNA, R5F101BDDNA, R5F101BEDNA, R5F100BGGNA, R5F100BGNA, R5F100BGN

| JEITA Package code | RENESAS code | Previous code | MASS (TYP.)[g] |
|--------------------|--------------|----------------|----------------|
| P-HWQFN32-5x5-0.50 | PWQN0032KB-A | P32K8-50-3B4-5 | 0.06 |









| Referance Symbol | Dimension in Millimeters | | | |
|---------------------|--------------------------|------|------|--|
| | Min | Nom | Max | |
| D | 4.95 | 5.00 | 5.05 | |
| E | 4.95 | 5.00 | 5.05 | |
| Α | | | 0.80 | |
| A ₁ | 0.00 | _ | | |
| b | 0.18 | 0.25 | 0.30 | |
| е | | 0.50 | | |
| Lp | 0.30 | 0.40 | 0.50 | |
| х | | | 0.05 | |
| у | | | 0.05 | |
| Z _D | _ | 0.75 | _ | |
| Z _E | | 0.75 | | |
| C ₂ | 0.15 | 0.20 | 0.25 | |
| D ₂ | | 3.50 | _ | |
| E ₂ | | 3.50 | | |

©2013 Renesas Electronics Corporation. All rights reserved.

4.8 44-pin Products

R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP, R5F100FFAFP, R5F100FGAFP,

R5F100FHAFP, R5F100FJAFP, R5F100FKAFP, R5F100FLAFP

R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, R5F101FEAFP, R5F101FFAFP, R5F101FGAFP,

R5F101FHAFP, R5F101FJAFP, R5F101FKAFP, R5F101FLAFP

R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP, R5F100FFDFP, R5F100FGDFP,

R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP


R5F101FADFP, R5F101FCDFP, R5F101FDDFP, R5F101FEDFP, R5F101FFDFP, R5F101FGDFP,

R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP

R5F100FAGFP, R5F100FCGFP, R5F100FDGFP, R5F100FEGFP, R5F100FFGFP, R5F100FGGFP,

R5F100FHGFP, R5F100FJGFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP44-10x10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |



© 2012 Renesas Electronics Corporation. All rights reserved.

