

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

 $\mathbf{X}$ 


2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gaana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.3.5 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



## Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu$ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to  $V_{\text{ss}}$ .



# 1.3.14 128-pin products

• 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.


- 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
- 4. When setting to PIOR = 1

	20-pin 24-pin 25-pin 30-pin 32-pin							<b></b>	(2/2) 36-pin					
Ite	m	20-	pin	24-	pin	25-	pin	30-	pin	32-	-pin	36	-pin	
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx		
Clock output/buzze	er output	-	_		1		1		2		2		2	
						, 1.25 Mł ) MHz op		ИHz, 5 M	Hz, 10 I	ИНz				
8/10-bit resolution	A/D converter	6 chanr	nels	6 chanı	nels	6 chanr	nels	8 chanr	nels	8 chanı	nels	8 chan	nels	
Serial interface		[20-pin, 24-pin, 25-pin products]         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         [30-pin, 32-pin products]         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART (UART supporting LIN-bus): 1 channel         [36-pin products]         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         [36-pin products]         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         [S6-pin products]         • CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel         • CSI: 1 channel/simplified I <sup>2</sup> C: 2 channel/UART: 1 channel         • CSI: 2 channels/simplified I <sup>2</sup> C: 2 channels/UART (UART supporting LIN-bus): 1 channel         • CSI: 2 channels/simplified I <sup>2</sup> C: 1 channel         • 1 channel       1 channel												
Multiplier and divid	I <sup>2</sup> C bus ler/multiply-		_	1 chani	nel	1	nel		nel	1 chanı	nel	1 chan	nel	
accumulator		<ul> <li>16 bits</li> <li>32 bits</li> <li>16 bits</li> </ul>	– s × 16 b s ÷ 32 b s × 16 b	1 chanı its = 32 k its = 32 k	nel bits (Uns bits (Uns	1 chanr signed or	nel signed)	1		1 chanı	nel	1 chan	nel	
accumulator DMA controller	ler/multiply-	<ul> <li>16 bit</li> <li>32 bit</li> <li>16 bit</li> <li>2 channel</li> </ul>	- s × 16 b s ÷ 32 b s × 16 b nels	1 chanı its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o	r signed)	1	I				
accumulator	ler/multiply-	<ul> <li>16 bit</li> <li>32 bit</li> <li>16 bit</li> <li>2 chann</li> </ul>	- s × 16 b s ÷ 32 b s × 16 b nels 3	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32 24	1 chann signed or signed) bits (Uns	nel signed) signed o 24	or signed)	27		27		27	
accumulator DMA controller Vectored interrupt	ler/multiply-	<ul> <li>16 bit</li> <li>32 bit</li> <li>16 bit</li> <li>2 chann</li> </ul>	- s × 16 b s ÷ 32 b s × 16 b nels	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o 24 5	or signed)	1					
accumulator DMA controller Vectored interrupt sources	ler/multiply-	<ul> <li>16 bit.</li> <li>32 bit.</li> <li>16 bit.</li> <li>2 chann</li> <li>2 chann</li> <li>2 chann</li> <li>2 chann</li> <li>2 chann</li> <li>9 Rese</li> <li>9 Intern</li> <li>9 Intern</li></ul>	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its + 32 b SET pin by watc by volta by volta by volta by RAM	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann iigned or iigned) bits (Uns 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	nel signed o 24 5	r signed)	27		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt	ler/multiply-	<ul> <li>16 bit.</li> <li>32 bit.</li> <li>16 bit.</li> <li>2 chann</li> <li>2 chann</li> <li>2 chann</li> <li>2 nese</li> <li>Interr</li> <li>Interr</li> <li>Interr</li> <li>Interr</li> <li>Interr</li> <li>Interr</li> <li>Powe</li> </ul>	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 t its = 32 t its + 32 t its + 32 t 2 SET pin by watc by powe by volta t by illega by RAM t by illega	hel bits (Uns bits (Uns bits = 32 24 5 5 4 4 5 5 9 9 9 9 9 9 9 9 9 9 9 9 9	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector ry access TYP.)	nel signed o 24 5	r signed)	27		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt Reset	ler/multiply-	16 bit: 32 bit: 16 bit: 2 chann 2 chann 2 Rese Interr Interr Interr Interr Interr Interr Interr Interr Interr Powe	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 channel         its = 32 b         its = 32 b         its = 32 b         its + 32 b         SET pin         by watc         by volta         by volta         by illega         by illega         set:       1         rreset:       1	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector ry access TYP.)	nel signed o 24 5 cution ™ s	r signed)	27		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir	ler/multiply-	<ul> <li>16 bit.</li> <li>32 bit.</li> <li>16 bit.</li> <li>2 chann</li> <li>4 chann</li> &lt;</ul>	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 channel         its = 32 b         its = 32 b         its = 32 b         its + 32 b         SET pin         by watc         by volta         by volta         by illega         by illega         set:       1         rreset:       1	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7	1 chann signed or signed) bits (Uns bits (Uns can be channed) bits (Uns can be channed) can be channed can be channed of comparison	nel signed o 24 5 cution ™ s	r signed)	27		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector	ler/multiply-	<ul> <li>16 bit.</li> <li>32 bit.</li> <li>16 bit.</li> <li>2 chann</li> <li>4 chann</li> <li>4 chann</li> <li>5 chann</li> <li>6 chann</li> <li>7 chann</li> &lt;</ul>	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 channel         its = 32 b         its = 32 b         its = 32 b         its + 32 b         SET pin         by watc         by volta         by volta         by illega         by illega         set:       1         rreset:       1	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 4 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann igned or igned) bits (Unstantional bits (Unstantional 2 2 	nel signed o 24 5 cution ™ s	r signed)	27		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur Power supply volta	Internal External cuit age	<ul> <li>16 bit.</li> <li>32 bit.</li> <li>16 bit.</li> <li>2 chann</li> <li>4 chann</li> <li>5 chann</li> <li>7 chann</li> &lt;</ul>	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$	1 chann its = 32 t its = 32 t its = 32 t its + 32 t 2 SET pin t by watc by volta t by illega by RAM t by illega set: 1 reset: 1 $f$ v ( $T_a = -$ V ( $T_a = -$	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (1 l.50 V (1 l.63 V to l.63 V to -40 to +1 40 to +1	1 chann igned or igned) bits (Unstantion bits (Unstantion 2 constantion cons	tel signed o 24 5 cution <sup>№</sup> s	r signed)	27 6		27		27	
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur	Internal External cuit age	• 16 bit • 32 bit • 16 bit 2 chann 2 • Rese • Interr • Interr • Interr • Interr • Interr • Interr • Risin • Rese • Interr • Interr • Interr • Rese • Interr • Interr • Interr • Powe • Risin • Fallin Provide V <sub>DD</sub> = 1 V <sub>DD</sub> = 2. T <sub>A</sub> = 40	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$ $s \times 1$	1 channel         its = 32 t         its = 32 t         its = 32 t         its = 32 t         its + 32 t         its + 32 t         SET pin         by watc         by power         by volta         by illegat         by illegat         set:       1         it       1	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (T l.50 V (T l.67 V to l.63 V to -40 to +1 r40 to +1 nsumer	1 chann igned or igned) bits (Un: 2 2 her set ctor ry access rry - ry - (YP.) 0 4.06 V ( 0 3.98 V ( B5°C)	nel signed o 24 5 cution <sup>№t</sup> s 14 stage 14 stage 14 stage	r signed)	27 6		27		27	

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

<sup>3.</sup> When setting to PIOR = 1

lt a	m	40	nin	11	nin	10	nin	EO	nin	(2/2) 64-pin	
Ite		40-			-pin		-pin	52	-pin I		
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
Clock output/buzz	er output	:	2		2		2		2		2
·		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f<sub>SUB</sub> = 32.768 kHz operation)</li> </ul>									
8/10-bit resolution	A/D converter	9 channe	ls	10 chanr	nels	10 chanr	nels	12 chan	nels	12 chanr	nels
Serial interface		[40-pin, 4	4-pin prod	ducts]		J				J	
		<ul> <li>CSI: 1 channel/simplified l<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>CSI: 1 channel/simplified l<sup>2</sup>C: 1 channel/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>[48-pin, 52-pin products]</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 1 channel/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>[64-pin products]</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> </ul>									
	I <sup>2</sup> C bus	1 channe		1 channe		1 channe		1 channe	J LIN-bus):	1 channe	
Multiplier and divid		• 16 bits	× 16 bits =	= 32 bits (L = 32 bits (L	Jnsigned o			1 onanna		1 onume	
		• 16 bits	× 16 bits +	- 32 bits =	32 bits (U	nsigned or	r signed)				
DMA controller		2 channe	ls								
Vectored	Internal	2	27	:	27	2	27		27	2	27
interrupt sources	External		7		7		10		12		13
Key interrupt			4		4		6		8		8
Reset		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> </ul>									
Power-on-reset ci	rcuit		on-reset: down-res	1.51 V et: 1.50 V	. ,						
Voltage detector		Rising edge : 1.67 V to 4.06 V (14 stages)     Falling edge : 1.63 V to 3.98 V (14 stages)									
On-chip debug fur	nction	Provided									
Power supply volta		$V_{DD} = 1.6 \text{ to } 5.5 \text{ V} (T_{A} = -40 \text{ to } +85^{\circ}\text{C})$ $V_{DD} = 2.4 \text{ to } 5.5 \text{ V} (T_{A} = -40 \text{ to } +105^{\circ}\text{C})$									
Operating ambien	t temperature	$T_A = 40 to$	o +85°C (/		ner applica	itions, D: Ii ations)	ndustrial a	pplication	s)		

<R>

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

						1	(2/2)			
Ite	m	80-pin		100			3-pin			
		R5F100Mx R5	F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx			
Clock output/buzz	er output	2		:	2		2			
		(Main system clock • 256 Hz, 512 Hz, 1.0	<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz operation)</li> </ul>							
8/10-bit resolution	A/D converter	17 channels		20 channels		26 channels				
Serial interface		[80-pin, 100-pin, 128-	pin product	ts]						
		<ul> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> <li>CSI: 2 channels/simplified l<sup>2</sup>C: 2 channels/UART: 1 channel</li> </ul>								
	l <sup>2</sup> C bus	2 channels		2 channels		2 channels				
Multiplier and divid	der/multiply-	• 16 bits × 16 bits = 32	2 bits (Unsi	igned or signed)						
accumulator		• 32 bits ÷ 32 bits = 32 bits (Unsigned)								
		• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)								
DMA controller		4 channels								
Vectored	Internal	37 37 41					41			
interrupt sources	External	13		1	3	13				
Key interrupt	I	8		4	8		8			
Reset		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> </ul>								
Power-on-reset ci	rcuit	<ul> <li>Power-on-reset: 1.51 V (TYP.)</li> <li>Power-down-reset: 1.50 V (TYP.)</li> </ul>								
Voltage detector		Rising edge : 1.67 V to 4.06 V (14 stages)     Falling edge : 1.63 V to 3.98 V (14 stages)								
On-chip debug fur	nction	Provided								
Power supply volta	age	$V_{_{DD}} = 1.6 \text{ to } 5.5 \text{ V} (T_{_{A}} = -40 \text{ to } +85^{\circ}\text{C})$ $V_{_{DD}} = 2.4 \text{ to } 5.5 \text{ V} (T_{_{A}} = -40 \text{ to } +105^{\circ}\text{C})$								
Operating ambien	t temperature	$T_A = 40 \text{ to } +85^{\circ}\text{C}$ (A: C $T_A = 40 \text{ to } +105^{\circ}\text{C}$ (G:			ndustrial applicat	ions)				

<R>

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		0.8EVDD0		EVDDO	V
	VIH2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	2.2		EVDDO	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDDO	V
			TTL input buffer $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	1.5		EVDDO	V
	VIH3	P20 to P27, P150 to P156	0.7V <sub>DD</sub>		VDD	V	
	VIH4	P60 to P63	0.7EVDD0		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EXCL	0.8Vdd		VDD	V	
Input voltage, low	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		0		0.2EV <sub>DD0</sub>	V
	VIL2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V $\leq$ EV <sub>DD0</sub> $<$ 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV <sub>DD0</sub> < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156	0		0.3Vdd	V	
	VIL4	P60 to P63		0		0.3EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EXCL	KS, RESET	0		0.2VDD	V

- Caution The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 32 MHz
      - 2.4 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 16 MHz
    - LS (low-speed main) mode:  $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$  @ 1 MHz to 8 MHz
    - LV (low-voltage main) mode: 1.6 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 4 MHz
  - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



# 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



# 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>ss0</sub> = EV<sub>ss1</sub> = 0 V)

Parameter	Symbol		Conditions	、 <b>U</b>	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V≤ EV	5.5  V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.8 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		fMCK/6 Note 2		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$	_	_		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$	_	_		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$ .

 $2.4~V \leq EV_{\text{DD0}}$  < 2.7 V : MAX. 2.6 Mbps

- $1.8~\text{V} \leq \text{EV}_\text{DD0} < 2.4~\text{V}$  : MAX. 1.3 Mbps
- $1.6~V \leq EV_{\text{DD0}} < 1.8~V$  : MAX. 0.6 Mbps
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{lll} \text{HS (high-speed main) mode:} & 32 \ \text{MHz} \ (2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \end{array}$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Parameter	Symbol	Conditions	、 U	h-speed Mode	``	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\label{eq:constraint} \begin{array}{l} 2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,\\ C_{\text{b}} = 50~pF,~R_{\text{b}} = 2.7~k\Omega \end{array}$	1/fмск + 85 <sub>Note2</sub>		1/fмск + 145 <sub>Note2</sub>		1/fмск + 145 <sub>Note2</sub>		ns
		$\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} &= 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{split}$	1/fмск + 145 <sub>Note2</sub>		1/fмск + 145 <sub>Note2</sub>		1/fмск + 145 <sub>Note2</sub>		ns
		$\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 2.7 \ V, \\ C_{\text{b}} &= 100 \ \text{pF}, \ R_{\text{b}} = 5 \ \text{k}\Omega \end{split}$	1/fмск + 230 <sub>Note2</sub>		1/f <sub>MCK</sub> + 230 <sub>Note2</sub>		1/fмск + 230 <sub>Note2</sub>		ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	1/fмск + 290 <sub>Note2</sub>		1/f <sub>MCK</sub> + 290 <sub>Note2</sub>		1/fмск + 290 <sub>Note2</sub>		ns
		$\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5  k\Omega \end{array}$	—		1/f <sub>MCK</sub> + 290 <sub>Note2</sub>		1/fмск + 290 <sub>Note2</sub>		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 3  k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5  k\Omega \end{array}$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	_	_	0	405	0	405	ns

(5)	During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)
	$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

**Notes 1.** The value must also be equal to or less than  $f_{MCK}/4$ .


**2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(**Remarks** are listed on the next page.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




**Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)


**2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
  - 4. Values when the conversion time is set to 57  $\mu s$  (min.) and 95  $\mu s$  (max.).
  - 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVSSD, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 32 MHz 2.4 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. file: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	FIL Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 6	When conversion	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current	Notes 1, 6	at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μA
Temperature sensor operating current	ITMPS Note 1				75.0		μA
LVD operating current	LVD Notes 1, 7				0.08		μA
Self programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	Isnoz	ADC operation	The mode is performed Note 10		0.50	1.10	mA
operating current	Note 1		The A/D conversion operations are performed, Loe voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	2.04	mA
		CSI/UART operatio	on		0.70	1.54	mA

# (3) Peripheral Functions (Common to all products) (TA = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

**Notes 1.** Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.



Parameter	Symbol	Conditions	HS (high-sp Mo	,	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$		400 Note1	kHz
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$		100 Note1	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 3  \text{k}\Omega$			
Hold time when SCLr = "L"	t∟ow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1/fмск + 220		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$	1/fмск + 580		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	770	ns
		$C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3  \text{k}\Omega$			

### (4) During communication at same potential (simplified l<sup>2</sup>C mode) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

- Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .
  - **2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)



### 3.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS (h	HS (high-speed main) Mod				
				ndard ode	Fast	Mode		
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fsc∟	Fast mode: fclk ≥ 3.5 MHz	-	-	0	400	kHz	
		Standard mode: fclk ≥ 1 MHz	0	100	-	_	kHz	
Setup time of restart condition	tsu:sta		4.7		0.6		μS	
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μS	
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs	
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs	
Data setup time (reception)	tsu:dat		250		100		ns	
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μS	
Setup time of stop condition	tsu:sto		4.0		0.6		μs	
Bus-free time	<b>t</b> BUF		4.7		1.3		μs	

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

<R>

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ } R_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ } R_b = 1.1 \mbox{ } k\Omega \\ \end{array}$ 

#### **IICA** serial transfer timing







(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V}, \text{ Reference voltage (+)} = 10^{\circ}\text{C}, 10^{$	
VDD, Reference voltage (-) = Vss)	

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	<b>t</b> CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14, ANI16 to ANI26	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \le V \text{DD} \le 5.5~V$	17		39	μS
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V \text{dd} \leq 5.5~V$			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI14 ANI16 to ANI26		0		VDD	V
				0		EVDD0	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		VBGR Note 3			V
Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		,	VTMPS25 Note :	3	V		

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

- $\ensuremath{\textbf{2.}}$  This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.




# 4. PACKAGE DRAWINGS

# 4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-0300-0.65	PLSP0020JC-A	DJC-A S20MC-65-5A4-3 0.12	



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

	( )
D	$0.24^{+0.08}_{-0.07}$
E	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
Ι	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
Μ	0.13
Ν	0.10
Р	3° <sup>+5°</sup> 3°
Т	0.25
U	0.6±0.15

© 2012 Renesas Electronics Corporation. All rights reserved.



R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LLAFB

R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,


R5F101LJAFB, R5F101LKAFB, R5F101LLAFB

R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB, R5F100LLDFB

R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB, R5F101LJDFB, R5F101LKDFB, R5F101LLDFB

R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB, R5F100LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

