



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gadfb-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gadfb-x0</a>

## O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G13					
			20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128 KB	8 KB	12 KB	—	—	—	R5F100AG	R5F100BG	R5F100CG
	—		—	—	—	R5F101AG	R5F101BG	R5F101CG
96 KB	8 KB	8 KB	—	—	—	R5F100AF	R5F100BF	R5F100CF
	—		—	—	—	R5F101AF	R5F101BF	R5F101CF
64 KB	4 KB	4 KB Note	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
	—		R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48 KB	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
	—		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32 KB	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
	—		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
	—		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

Flash ROM	Data flash	RAM	RL78/G13							
			40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512 KB	8 KB	32 KB Note	—	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
	—		—	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384 KB	8 KB	24 KB	—	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
	—		—	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256 KB	8 KB	20 KB Note	—	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
	—		—	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192 KB	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
	—		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128 KB	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	—
	—		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	—
96 KB	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	—
	—		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	—
64 KB	4 KB	4 KB Note	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	—	—	—
	—		R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	—	—	—
48 KB	4 KB	3 KB Note	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	—	—	—
	—		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	—	—	—
32 KB	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	—	—	—
	—		R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	—	—	—
16 KB	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	—	—	—	—	—
	—		R5F101EA	R5F101FA	R5F101GA	—	—	—	—	—

**Note** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H


R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

### 1.3.2 24-pin products

- 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. It is recommended to connect an exposed die pad to V<sub>ss</sub>.

## 1.5.12 80-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD1}$	Operating mode HS (high-speed main) mode <small>Note 5</small>	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					$V_{DD} = 3.0 \text{ V}$		2.3		mA
				Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	8.5	mA
					$V_{DD} = 3.0 \text{ V}$		5.2	8.5	mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	6.6	mA
					$V_{DD} = 3.0 \text{ V}$		4.1	6.6	mA
			$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.0	4.7	mA
					$V_{DD} = 3.0 \text{ V}$		3.0	4.7	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	2.1	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	2.1	mA
		LV (low-voltage main) mode <small>Note 5</small>	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.3	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.3	1.8	mA
		HS (high-speed main) mode <small>Note 5</small>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.4	5.5	mA
					Resonator connection		3.6	5.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
		LS (low-speed main) mode <small>Note 5</small>	$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.2	mA
					Resonator connection		2.1	3.2	mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$ , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.2	2.0	mA
					Resonator connection		1.2	2.0	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9	$\mu\text{A}$
					Resonator connection		4.9	6.0	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9	$\mu\text{A}$
					Resonator connection		5.0	6.0	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6	$\mu\text{A}$
					Resonator connection		5.1	7.7	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3	$\mu\text{A}$
					Resonator connection		5.3	9.4	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3	$\mu\text{A}$
					Resonator connection		5.8	13.4	$\mu\text{A}$



(Notes and Remarks are listed on the next page.)

## 2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	TCY	Main system clock (f <sub>MAIN</sub> ) operation	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
		Subsystem clock (f <sub>SUB</sub> ) operation		1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
External system clock frequency	f <sub>EX</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			1.0		4.0	MHz
	f <sub>EXS</sub>				32		35	kHz
External system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			30			ns
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			60			ns
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			120			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>				13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TL</sub>				1/f <sub>MCK</sub> +10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17 output frequency	f <sub>TO</sub>	HS (high-speed main) mode	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V				8	MHz
			1.8 V ≤ EV <sub>DD0</sub> < 2.7 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
		LS (low-speed main) mode	1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
		LV (low-voltage main) mode	1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				2	MHz
		HS (high-speed main) mode	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V				8	MHz
			1.8 V ≤ EV <sub>DD0</sub> < 2.7 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
PCLBUZ0, PCLBUZ1 output frequency	f <sub>PCL</sub>	LS (low-speed main) mode	1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
		LV (low-voltage main) mode	1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V				2	MHz
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				4	MHz
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	1				μs
		INTP1 to INTP11	1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	1				μs
Key interrupt input low-level width	t <sub>KR</sub>	KR0 to KR7	1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	250				ns
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V	1				μs
RESET low-level width	t <sub>RSR</sub>				10			μs

(Note and Remark are listed on the next page.)

**UART mode connection diagram (during communication at same potential)****UART mode bit width (during communication at same potential) (reference)**

**Remarks** 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	$t_{KCY1}$	$t_{KCY1} \geq 2/f_{CLK}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$	62.5		250		500		ns
			$2.7\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$	83.3		250		500		ns
SCKp high-/low-level width	$t_{KH1}, t_{KL1}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		$t_{KCY1}/2 - 7$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
		$2.7\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		$t_{KCY1}/2 - 10$		$t_{KCY1}/2 - 50$		$t_{KCY1}/2 - 50$		ns
Slp setup time (to SCKp $\uparrow$ ) <small>Note 1</small>	$t_{SIK1}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		23		110		110		ns
		$2.7\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		33		110		110		ns
Slp hold time (from SCKp $\uparrow$ ) <small>Note 2</small>	$t_{KSI1}$	$2.7\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		10		10		10		ns
Delay time from SCKp $\downarrow$ to SOp output <small>Note 3</small>	$t_{KS01}$	$C = 20\text{ pF}$ <small>Note 4</small>			10		10		10	ns

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks** 1. This value is valid only when CSI00’s peripheral I/O redirect function is not used.

- p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	t <sub>KCY1</sub>	$t_{KCY1} \geq 4/f_{CLK}$	2.7 V $\leq EV_{DD0} \leq 5.5$ V	125		500		1000		ns
			2.4 V $\leq EV_{DD0} \leq 5.5$ V	250		500		1000		ns
			1.8 V $\leq EV_{DD0} \leq 5.5$ V	500		500		1000		ns
			1.7 V $\leq EV_{DD0} \leq 5.5$ V	1000		1000		1000		ns
			1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		1000		1000		ns
SCKp high-/low-level width	t <sub>Kh1</sub> , t <sub>kl1</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 12		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 18		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 38		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		t <sub>KCY1</sub> /2 – 100		t <sub>KCY1</sub> /2 – 100		ns	
Slp setup time (to SCKp↑) <small>Note 1</small>	t <sub>SIK1</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.7 V $\leq EV_{DD0} \leq 5.5$ V	44		110		110		ns	
		2.4 V $\leq EV_{DD0} \leq 5.5$ V	75		110		110		ns	
		1.8 V $\leq EV_{DD0} \leq 5.5$ V	110		110		110		ns	
		1.7 V $\leq EV_{DD0} \leq 5.5$ V	220		220		220		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		220		220		ns	
Slp hold time (from SCKp↑) <small>Note 2</small>	t <sub>ksi1</sub>	1.7 V $\leq EV_{DD0} \leq 5.5$ V	19		19		19		ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V	—		19		19		ns	
Delay time from SCKp↓ to SOp output <small>Note 3</small>	t <sub>ks01</sub>	1.7 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF <sup>Note 4</sup>		25		25		25	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5$ V C = 30 pF <sup>Note 4</sup>		—		25		25	ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

## (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2)

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp $\uparrow$ ) <small>Note 1</small>	t <sub>SIK2</sub>	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1/f <sub>MCK</sub> +20		1/f <sub>MCK</sub> +30		1/f <sub>MCK</sub> +30		ns
		1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1/f <sub>MCK</sub> +30		1/f <sub>MCK</sub> +30		1/f <sub>MCK</sub> +30		ns
		1.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1/f <sub>MCK</sub> +40		1/f <sub>MCK</sub> +40		1/f <sub>MCK</sub> +40		ns
		1.6 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	—		1/f <sub>MCK</sub> +40		1/f <sub>MCK</sub> +40		ns
Slp hold time (from SCKp $\uparrow$ ) <small>Note 2</small>	t <sub>KSI2</sub>	1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1/f <sub>MCK</sub> +31		1/f <sub>MCK</sub> +31		1/f <sub>MCK</sub> +31		ns
		1.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1/f <sub>MCK</sub> +250		1/f <sub>MCK</sub> +250		1/f <sub>MCK</sub> +250		ns
		1.6 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	—		1/f <sub>MCK</sub> +250		1/f <sub>MCK</sub> +250		ns
Delay time from SCKp $\downarrow$ to SO <sub>p</sub> output <small>Note 3</small>	t <sub>KSO2</sub>	C = 30 pF <small>Note 4</small>	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V		2/f <sub>MCK</sub> +44		2/f <sub>MCK</sub> +110		2/f <sub>MCK</sub> +110
			2.4 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V		2/f <sub>MCK</sub> +75		2/f <sub>MCK</sub> +110		2/f <sub>MCK</sub> +110
			1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V		2/f <sub>MCK</sub> +110		2/f <sub>MCK</sub> +110		2/f <sub>MCK</sub> +110
			1.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V		2/f <sub>MCK</sub> +220		2/f <sub>MCK</sub> +220		2/f <sub>MCK</sub> +220
			1.6 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V		—		2/f <sub>MCK</sub> +220		2/f <sub>MCK</sub> +220

- Notes**
- When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  - When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  - When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1. The delay time to SO<sub>p</sub> output becomes “from SCKp $\uparrow$ ” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  - C is the load capacitance of the SO<sub>p</sub> output lines.
  - Transfer rate in the SNOOZE mode: MAX. 1 Mbps

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SO<sub>p</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks** 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)

2. f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(5) During communication at same potential (simplified I<sup>2</sup>C mode) (1/2) $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCL <sub>r</sub> clock frequency	f <sub>SCL</sub>	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ		1000 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V $\leq$ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		1.7 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	—		250 Note 1		250 Note 1		kHz
Hold time when SCL <sub>r</sub> = "L"	t <sub>LOW</sub>	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	475		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1150		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1550		1550		1550		ns
		1.7 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1850		1850		1850		ns
		1.6 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	—		1850		1850		ns
Hold time when SCL <sub>r</sub> = "H"	t <sub>HIGH</sub>	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	475		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1150		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1550		1550		1550		ns
		1.7 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1850		1850		1850		ns
		1.6 V $\leq$ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	—		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

**LVD Detection Voltage of Interrupt & Reset Mode**(  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5$  V,  $V_{SS} = 0$  V )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	$V_{LVDA0}$	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 0$ , falling reset voltage	Rising release reset voltage	1.60	1.63	1.66	V
	$V_{LVDA1}$		Falling interrupt voltage	1.74	1.77	1.81	V
	$V_{LVDA2}$		Rising release reset voltage	1.84	1.88	1.91	V
	$V_{LVDA3}$		Falling interrupt voltage	1.80	1.84	1.87	V
	$V_{LVDB0}$	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 1$ , falling reset voltage	Rising release reset voltage	2.86	2.92	2.97	V
	$V_{LVDB1}$		Falling interrupt voltage	2.80	2.86	2.91	V
	$V_{LVDB2}$		Rising release reset voltage	1.94	1.98	2.02	V
	$V_{LVDB3}$		Falling interrupt voltage	1.90	1.94	1.98	V
	$V_{LVDC0}$	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 0$ , falling reset voltage	Rising release reset voltage	2.05	2.09	2.13	V
	$V_{LVDC1}$		Falling interrupt voltage	2.00	2.04	2.08	V
	$V_{LVDC2}$		Rising release reset voltage	3.07	3.13	3.19	V
	$V_{LVDC3}$		Falling interrupt voltage	3.00	3.06	3.12	V
	$V_{LVDD0}$	$V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 1$ , falling reset voltage	Rising release reset voltage	2.40	2.45	2.50	V
	$V_{LVDD1}$		Falling interrupt voltage	2.56	2.61	2.66	V
	$V_{LVDD2}$		Rising release reset voltage	2.50	2.55	2.60	V
	$V_{LVDD3}$		Falling interrupt voltage	2.66	2.71	2.76	V
	$V_{LVDD0}$		Rising release reset voltage	2.60	2.65	2.70	V
	$V_{LVDD1}$		Falling interrupt voltage	3.68	3.75	3.82	V
	$V_{LVDD2}$		Rising release reset voltage	3.60	3.67	3.74	V
	$V_{LVDD3}$		Falling interrupt voltage	2.96	3.02	3.08	V

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	I <sub>OL1</sub>	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			8.5 <sup>Note 2</sup>	mA
		Per pin for P60 to P63			15.0 <sup>Note 2</sup>	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% <sup>Note 3</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		40.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		15.0	mA
			2.4 V ≤ EV <sub>DD0</sub> < 2.7 V		9.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		40.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		35.0	mA
			2.4 V ≤ EV <sub>DD0</sub> < 2.7 V		20.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )			80.0	mA
		I <sub>OL2</sub>	Per pin for P20 to P27, P150 to P156		0.4 <sup>Note 2</sup>	mA
			Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	5.0	mA

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pin.
  - Do not exceed the total current value.
  - Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I<sub>OL</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OL</sub> = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \geq 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV <sub>DD0</sub>		EV <sub>DD0</sub>	V
	V <sub>IH2</sub>	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	2.2		EV <sub>DD0</sub>	V
			TTL input buffer 3.3 V ≤ EV <sub>DD0</sub> < 4.0 V	2.0		EV <sub>DD0</sub>	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	1.5		EV <sub>DD0</sub>	V
	V <sub>IH3</sub>	P20 to P27, P150 to P156		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH4</sub>	P60 to P63		0.7EV <sub>DD0</sub>		6.0	V
	V <sub>IH5</sub>	P121 to P124, P137, EXCLK, EXCLKS, RESET		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV <sub>DD0</sub>	V
	V <sub>IL2</sub>	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV <sub>DD0</sub> < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	0		0.32	V
	V <sub>IL3</sub>	P20 to P27, P150 to P156		0		0.3V <sub>DD</sub>	V
	V <sub>IL4</sub>	P60 to P63		0		0.3EV <sub>DD0</sub>	V
	V <sub>IL5</sub>	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		0.2V <sub>DD</sub>	V

**Caution** The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T <sub>CY</sub>	Main system clock (f <sub>MAIN</sub> ) operation	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
		Subsystem clock (f <sub>SUB</sub> ) operation		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μs
External system clock frequency	f <sub>EX</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1.0		16.0	MHz
	f <sub>EXS</sub>				32		35	kHz
External system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			30			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>				13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>				1/f <sub>MCK</sub> +10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17 output frequency	f <sub>TO</sub>	HS (high-speed main) mode	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V				8	MHz
			2.4 V ≤ EV <sub>DD0</sub> < 2.7 V				4	MHz
PCLBUZ0, PCLBUZ1 output frequency	f <sub>PCL</sub>	HS (high-speed main) mode	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V				16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V				8	MHz
			2.4 V ≤ EV <sub>DD0</sub> < 2.7 V				4	MHz
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0		2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
		INTP1 to INTP11		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	1			μs
Key interrupt input low-level width	t <sub>KR</sub>	KR0 to KR7		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	250			ns
RESET low-level width	t <sub>RS</sub>				10			μs

**Note** The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>

2.4V ≤ EV<sub>DD0</sub> < 2.7 V : MIN. 125 ns

**Remark** f<sub>MCK</sub>: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time	t <sub>KCY1</sub>	t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	250		ns
			2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	500		ns
SCKp high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2 – 24		ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2 – 36		ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY1</sub> /2 – 76		ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		66		ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		66		ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		113		ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SKI1</sub>			38		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			50	ns


- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- Remarks**
- p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
  - f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks** 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 00, 01, 02, 10, 12, 13), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .


Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

4. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

## 4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA  
 R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA  
 R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGGLA, R5F100CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023



©2012 Renesas Electronics Corporation. All rights reserved.

Revision History		RL78/G13 Data Sheet	
Rev.	Date	Description	
		Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing

Rev.	Date	Description	
		Page	Summary
3.00	Aug 02, 2013	81	Modification of figure of AC Timing Test Points
		81	Modification of description and note 3 in (1) During communication at same potential (UART mode)
		83	Modification of description in (2) During communication at same potential (CSI mode)
		84	Modification of description in (3) During communication at same potential (CSI mode)
		85	Modification of description in (4) During communication at same potential (CSI mode) (1/2)
		86	Modification of description in (4) During communication at same potential (CSI mode) (2/2)
		88	Modification of table in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (1/2)
		89	Modification of table and caution in (5) During communication at same potential (simplified I <sup>2</sup> C mode) (2/2)
		91	Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
		92, 93	Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		94	Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		95	Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2)
		96	Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2)
		97	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)
		98	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)
		99	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		100	Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		102	Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)
		103	Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)
		106	Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)
		107	Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2)
		109	Addition of (1) I <sup>2</sup> C standard mode
		111	Addition of (2) I <sup>2</sup> C fast mode
		112	Addition of (3) I <sup>2</sup> C fast mode plus
		112	Modification of IICA serial transfer timing
		113	Addition of table in 2.6.1 A/D converter characteristics
		113	Modification of description in 2.6.1 (1)
		114	Modification of notes 3 to 5 in 2.6.1 (1)
		115	Modification of description and notes 2, 4, and 5 in 2.6.1 (2)
		116	Modification of description and notes 3 and 4 in 2.6.1 (3)
		117	Modification of description and notes 3 and 4 in 2.6.1 (4)