

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 34  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LFQFP (7x7)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gedfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gedfb-v0</a> |

**Table 1-1. List of Ordering Part Numbers**

(1/12)

| Pin count | Package  | Data flash  | Fields of Application <sup>Note</sup> | Ordering Part Number   |
|-----------|--|-------------|---------------------------------------|--|
| 20 pins   | 20-pin plastic LSSOP<br>(7.62 mm (300), 0.65 mm pitch) | Mounted     | A                                     | R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0,<br>R5F1006EASP#V0<br>R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0,<br>R5F1006EASP#X0 |
|           |  |             | D                                     | R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0,<br>R5F1006EDSP#V0<br>R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0,<br>R5F1006EDSP#X0 |
|           |  |             | G                                     | R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0,<br>R5F1006EGSP#V0<br>R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0,<br>R5F1006EGSP#X0 |
|           |  | Not mounted | A                                     | R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0,<br>R5F1016EASP#V0<br>R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0,<br>R5F1016EASP#X0 |
|           |  |             | D                                     | R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0,<br>R5F1016EDSP#V0<br>R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0,<br>R5F1016EDSP#X0 |
|           |  |             | A                                     | R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0,<br>R5F1007EANA#U0<br>R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0,<br>R5F1007EANA#W0 |
|           |  |             | D                                     | R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0,<br>R5F1007EDNA#U0<br>R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0,<br>R5F1007EDNA#W0 |
|           |  |             | G                                     | R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0,<br>R5F1007EGNA#U0<br>R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0,<br>R5F1007EGNA#W0 |
|           |  | Not mounted | A                                     | R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0,<br>R5F1017EANA#U0<br>R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0,<br>R5F1017EANA#W0 |
|           |  |             | D                                     | R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0,<br>R5F1017EDNA#U0<br>R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0,<br>R5F1017EDNA#W0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(9/12)


| Pin count | Package   | Data flash | Fields of Application<br><small>Note</small> | Ordering Part Number  |
|-----------|---|------------|--|---|
| 64 pins   | 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch) | Mounted    | A  | R5F100LCAB#V0, R5F100LDAB#V0, R5F100LEAB#V0, R5F100LFAB#V0, R5F100LGAB#V0, R5F100LHAB#V0, R5F100LJAB#V0, R5F100LKAB#V0, R5F100LLAB#V0 R5F100LCAB#X0, R5F100LDAB#X0, R5F100LEAB#X0, R5F100LFAB#X0, R5F100LGAB#X0, R5F100LHAB#X0, R5F100LJAB#X0, R5F100LKAB#X0, R5F100LLAB#X0 R5F100LCD#V0, R5F100LDD#V0, R5F100LED#V0, R5F100LFDF#V0, R5F100LGDF#V0, R5F100LHD#V0, R5F100LJD#V0, R5F100LKDF#V0, R5F100LLD#V0 R5F100LCD#X0, R5F100LDD#X0, R5F100LED#X0, R5F100LFDF#X0, R5F100LGDF#X0, R5F100LHD#X0, R5F100LJD#X0, R5F100LKDF#X0, R5F100LLD#X0 R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0, R5F100LFGFB#V0 R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0, R5F100LFGFB#X0 R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0 R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0 |
|           |   |            | D  |   |
|           |   |            | G  |   |
|           |   |            | A  | R5F101LCAB#V0, R5F101LDAB#V0, R5F101LEAB#V0, R5F101LFAB#V0, R5F101LGAB#V0, R5F101LHAB#V0, R5F101LJAB#V0, R5F101LKAB#V0, R5F101LLAB#V0 R5F101LCAB#X0, R5F101LDAB#X0, R5F101LEAB#X0, R5F101LFAB#X0, R5F101LGAB#X0, R5F101LHAB#X0, R5F101LJAB#X0, R5F101LKAB#X0, R5F101LLAB#X0 R5F101LCD#V0, R5F101LDD#V0, R5F101LED#V0, R5F101LFDF#V0, R5F101LGDF#V0, R5F101LHD#V0, R5F101LJD#V0, R5F101LKDF#V0, R5F101LLD#V0 R5F101LCD#X0, R5F101LDD#X0, R5F101LED#X0, R5F101LFDF#X0, R5F101LGDF#X0, R5F101LHD#X0, R5F101LJD#X0, R5F101LKDF#X0, R5F101LLD#X0   |
|           |   |            | D  |   |
|           | 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)   | Mounted    | A  | R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0, R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0, R5F100LJABG#U0 R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0, R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0, R5F100LJABG#W0 R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0, R5F100LFGBG#U0, R5F100LGBBG#U0, R5F100LHGBG#U0, R5F100LJGBG#U0 R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0, R5F100LFGBG#W0, R5F100LGBBG#W0, R5F100LHGBG#W0, R5F100LJGBG#W0   |
|           |   |            | G  |   |
|           |   |            | A  | R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0, R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0, R5F101LJABG#U0 R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0, R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0, R5F101LJABG#W0   |
|           |   |            | Not mounted                                  |   |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.6 36-pin products

- 36-pin plastic WFLGA ( $4 \times 4$  mm, 0.5 mm pitch)



|   | A                     | B                          | C   | D                                       | E                           | F                           |   |
|---|-----------------------|----------------------------|---|---|-----------------------------|-----------------------------|---|
| 6 | P60/SCLA0             | V <sub>DD</sub>            | P121/X1                                   | P122/X2/EXCLK                           | P137/INTP0                  | P40/TOOL0                   | 6 |
| 5 | P62                   | P61/SDAA0                  | V <sub>ss</sub>                           | REGC                                    | RESET                       | P120/ANI19                  | 5 |
| 4 | P72/SO21              | P71/SI21/SDA21             | P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03) | P31/TI03/TO03/INTP4/PCLBUZ0             | P00/TI00/TxD1               | P01/TO00/RxD1               | 4 |
| 3 | P50/INTP1/SI11/SDA11  | P70/SCK21/SCL21            | P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)     | P22/ANI2                                | P20/ANI0/AV <sub>REFP</sub> | P21/ANI1/AV <sub>REFM</sub> | 3 |
| 2 | P30/INTP3/SCK11/SCL11 | P16/TI01/TO01/INTP5/(RxD0) | P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)       | P11/SI00/RxD0/TOOLRxDSDA0/(TI06)/(TO06) | P24/ANI4                    | P23/ANI3                    | 2 |
| 1 | P51/INTP2/SO11        | P17/TI02/TO02/(TxD0)       | P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)       | P10/SCK00/SCL00/(TI07)/(TO07)           | P147/ANI18                  | P25/ANI5                    | 1 |
|   | A                     | B                          | C   | D                                       | E                           | F                           |   |


**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks 1.** For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



**Cautions** 1. Make EV<sub>SS0</sub> pin the same potential as V<sub>ss</sub> pin.


2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>VDD0</sub> pin.
3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>VDD0</sub> pins and connect the V<sub>ss</sub> and EV<sub>SS0</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)




2. Make V<sub>dd</sub> pin the potential that is higher than EV<sub>dd0</sub>, EV<sub>dd1</sub> pins (EV<sub>dd0</sub> = EV<sub>dd1</sub>).
3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see 1.4 Pin Identification.


2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>dd</sub>, EV<sub>dd0</sub> and EV<sub>dd1</sub> pins and connect the V<sub>ss</sub>, EV<sub>ss0</sub> and EV<sub>ss1</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.8 44-pin products




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.11 64-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.13 100-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 2.3 DC Characteristics

### 2.3.1 Pin characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/5)

| Items                                     | Symbol    | Conditions  | MIN.   | TYP. | MAX.                        | Unit |
|---|-----------|---|--|------|-----------------------------|------|
| Output current,<br>high <sup>Note 1</sup> | $I_{OH1}$ | Per pin for P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47, P50 to P57, P64<br>to P67, P70 to P77, P80 to P87, P90 to<br>P97, P100 to P106,<br>P110 to P117, P120, P125 to P127,<br>P130, P140 to P147 | $1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ |      | -10.0<br><sup>Note 2</sup>  | mA   |
|   |           | Total of P00 to P04, P07, P32 to P37,<br>P40 to P47, P102 to P106, P120,<br>P125 to P127, P130, P140 to P145<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )  | $4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ |      | -55.0                       | mA   |
|   |           |   | $2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$    |      | -10.0                       | mA   |
|   |           |   | $1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$    |      | -5.0                        | mA   |
|   |           |   | $1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$    |      | -2.5                        | mA   |
|   |           | Total of P05, P06, P10 to P17, P30, P31,<br>P50 to P57, P64 to P67, P70 to P77, P80<br>to P87, P90 to P97, P100, P101, P110 to<br>P117, P146, P147<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )          | $4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ |      | -80.0                       | mA   |
|   |           |   | $2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$    |      | -19.0                       | mA   |
|   |           |   | $1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$    |      | -10.0                       | mA   |
|   |           |   | $1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$    |      | -5.0                        | mA   |
|   |           | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   | $1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ |      | -135.0<br><sup>Note 4</sup> | mA   |
|   | $I_{OH2}$ | Per pin for P20 to P27, P150 to P156  | $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$   |      | -0.1<br><sup>Note 2</sup>   | mA   |
|   |           | Total of all pins<br>(When duty $\leq 70\%$ <sup>Note 3</sup> )   | $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$   |      | -1.5                        | mA   |

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from the  $EV_{DD0}$ ,  $EV_{DD1}$ ,  $V_{DD}$  pins to an output pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and  $I_{OH} = -10.0 \text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

4. The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is  $-100 \text{ mA}$ .

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (3/5)

| Items               | Symbol    | Conditions   | MIN.  | TYP. | MAX.                 | Unit              |
|---------------------|-----------|--|---|------|----------------------|-------------------|
| Input voltage, high | $V_{IH1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer<br>0.8EV <sub>DD0</sub>                     |      | EV <sub>DD0</sub>    | V                 |
|                     | $V_{IH2}$ | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V | 2.2  |                      | EV <sub>DD0</sub> |
|                     |           |  | TTL input buffer<br>3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V      | 2.0  |                      | EV <sub>DD0</sub> |
|                     |           |  | TTL input buffer<br>1.6 V $\leq$ EV <sub>DD0</sub> < 3.3 V      | 1.5  |                      | EV <sub>DD0</sub> |
|                     | $V_{IH3}$ | P20 to P27, P150 to P156   | 0.7V <sub>DD</sub>  |      | V <sub>DD</sub>      | V                 |
|                     | $V_{IH4}$ | P60 to P63   | 0.7EV <sub>DD0</sub>  |      | 6.0                  | V                 |
|                     | $V_{IH5}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET   | 0.8V <sub>DD</sub>  |      | V <sub>DD</sub>      | V                 |
| Input voltage, low  | $V_{IL1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer<br>0  |      | 0.2EV <sub>DD0</sub> | V                 |
|                     | $V_{IL2}$ | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V | 0    |                      | 0.8               |
|                     |           |  | TTL input buffer<br>3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V      | 0    |                      | 0.5               |
|                     |           |  | TTL input buffer<br>1.6 V $\leq$ EV <sub>DD0</sub> < 3.3 V      | 0    |                      | 0.32              |
|                     | $V_{IL3}$ | P20 to P27, P150 to P156   | 0   |      | 0.3V <sub>DD</sub>   | V                 |
|                     | $V_{IL4}$ | P60 to P63   | 0   |      | 0.3EV <sub>DD0</sub> | V                 |
|                     | $V_{IL5}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET   | 0   |      | 0.2V <sub>DD</sub>   | V                 |

**Caution** The maximum value of  $V_{IH}$  of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Notes** 1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$  @ 1 MHz to 4 MHz

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$



- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** fMCK: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                | Symbol                                 | Conditions                        |                           | HS (high-speed main) Mode   |      | LS (low-speed main) Mode    |      | LV (low-voltage main) Mode  |      | Unit |
|--|--|-----------------------------------|---------------------------|-----------------------------|------|-----------------------------|------|-----------------------------|------|------|
|  |  |                                   |                           | MIN.                        | MAX. | MIN.                        | MAX. | MIN.                        | MAX. |      |
| SCKp cycle time<br><small>Note 5</small> | t <sub>KCY2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 20 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>          | —    | —                           | —    | —                           | —    | ns   |
|  |  |                                   | f <sub>MCK</sub> ≤ 20 MHz | 6/f <sub>MCK</sub>          | —    | 6/f <sub>MCK</sub>          | —    | 6/f <sub>MCK</sub>          | —    | ns   |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 16 MHz < f <sub>MCK</sub> | 8/f <sub>MCK</sub>          | —    | —                           | —    | —                           | —    | ns   |
|  |  |                                   | f <sub>MCK</sub> ≤ 16 MHz | 6/f <sub>MCK</sub>          | —    | 6/f <sub>MCK</sub>          | —    | 6/f <sub>MCK</sub>          | —    | ns   |
|  |  | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub> and 500  | —    | 6/f <sub>MCK</sub> and 500  | —    | 6/f <sub>MCK</sub> and 500  | —    | ns   |
|  |  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub> and 750  | —    | 6/f <sub>MCK</sub> and 750  | —    | 6/f <sub>MCK</sub> and 750  | —    | ns   |
|  |  | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | 6/f <sub>MCK</sub> and 1500 | —    | 6/f <sub>MCK</sub> and 1500 | —    | 6/f <sub>MCK</sub> and 1500 | —    | ns   |
| SCKp high-/low-level width               |  | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | —                           | —    | 6/f <sub>MCK</sub> and 1500 | —    | 6/f <sub>MCK</sub> and 1500 | —    | ns   |
|  | t <sub>KL2</sub> ,<br>t <sub>KH2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 7    | —    | t <sub>KCY2</sub> /2 – 7    | —    | t <sub>KCY2</sub> /2 – 7    | —    | ns   |
|  |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 8    | —    | t <sub>KCY2</sub> /2 – 8    | —    | t <sub>KCY2</sub> /2 – 8    | —    | ns   |
|  |  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 18   | —    | t <sub>KCY2</sub> /2 – 18   | —    | t <sub>KCY2</sub> /2 – 18   | —    | ns   |
|  |  | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | t <sub>KCY2</sub> /2 – 66   | —    | t <sub>KCY2</sub> /2 – 66   | —    | t <sub>KCY2</sub> /2 – 66   | —    | ns   |
|  |  | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                           | —                           | —    | t <sub>KCY2</sub> /2 – 66   | —    | t <sub>KCY2</sub> /2 – 66   | —    | ns   |

(Notes, Caution, and Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance
  2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)(TA = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)



| Parameter                     | Symbol              | Conditions   | HS (high-speed main) Mode                  |      | LS (low-speed main) Mode                   |      | LV (low-voltage main) Mode                 |      | Unit |
|-------------------------------|---------------------|--|--|------|--|------|--|------|------|
|                               |                     |  | MIN.                                       | MAX. | MIN.                                       | MAX. | MIN.                                       | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 1/f <sub>MCK</sub> + 135 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 1/f <sub>MCK</sub> + 135 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | 1/f <sub>MCK</sub> + 190 <sup>Note 3</sup> |      | kHz  |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 0  | 305  | 0  | 305  | 0  | 305  | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ                     | 0  | 305  | 0  | 305  | 0  | 305  | ns   |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ                    | 0  | 355  | 0  | 355  | 0  | 355  | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ                    | 0  | 355  | 0  | 355  | 0  | 355  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 0  | 405  | 0  | 405  | 0  | 405  | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.

2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.
3. Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage
  2. r: I<sup>2</sup>C number ( $r = 00, 01, 10, 20, 30, 31$ ), g: PIM, POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

**LVD Detection Voltage of Interrupt & Reset Mode**(  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 5.5$  V,  $V_{SS} = 0$  V )

| Parameter                | Symbol      | Conditions   |                              | MIN. | TYP. | MAX. | Unit |
|--------------------------|-------------|--|------------------------------|------|------|------|------|
| Interrupt and reset mode | $V_{LVDA0}$ | $V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 0$ , falling reset voltage | Rising release reset voltage | 1.60 | 1.63 | 1.66 | V    |
|                          | $V_{LVDA1}$ |  | Falling interrupt voltage    | 1.74 | 1.77 | 1.81 | V    |
|                          | $V_{LVDA2}$ |  | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|                          | $V_{LVDA3}$ |  | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|                          | $V_{LVDB0}$ | $V_{POC2}, V_{POC1}, V_{POC0} = 0, 0, 1$ , falling reset voltage | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          | $V_{LVDB1}$ |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | $V_{LVDB2}$ |  | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|                          | $V_{LVDB3}$ |  | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                          | $V_{LVDC0}$ | $V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 0$ , falling reset voltage | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|                          | $V_{LVDC1}$ |  | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                          | $V_{LVDC2}$ |  | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|                          | $V_{LVDC3}$ |  | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|                          | $V_{LVDD0}$ | $V_{POC2}, V_{POC1}, V_{POC0} = 0, 1, 1$ , falling reset voltage | Rising release reset voltage | 2.40 | 2.45 | 2.50 | V    |
|                          | $V_{LVDD1}$ |  | Falling interrupt voltage    | 2.56 | 2.61 | 2.66 | V    |
|                          | $V_{LVDD2}$ |  | Rising release reset voltage | 2.50 | 2.55 | 2.60 | V    |
|                          | $V_{LVDD3}$ |  | Falling interrupt voltage    | 2.66 | 2.71 | 2.76 | V    |
|                          | $V_{LVDD0}$ |  | Rising release reset voltage | 2.60 | 2.65 | 2.70 | V    |
|                          | $V_{LVDD1}$ |  | Falling interrupt voltage    | 3.68 | 3.75 | 3.82 | V    |
|                          | $V_{LVDD2}$ |  | Rising release reset voltage | 3.60 | 3.67 | 3.74 | V    |
|                          | $V_{LVDD3}$ |  | Falling interrupt voltage    | 2.96 | 3.02 | 3.08 | V    |

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (3/5)


| Items               | Symbol           | Conditions   |   | MIN.                 | TYP. | MAX.                 | Unit |
|---------------------|------------------|--|---|----------------------|------|----------------------|------|
| Input voltage, high | V <sub>IH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer                                   | 0.8EV <sub>DD0</sub> |      | EV <sub>DD0</sub>    | V    |
|                     | V <sub>IH2</sub> | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 2.2                  |      | EV <sub>DD0</sub>    | V    |
|                     |                  |  | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 2.0                  |      | EV <sub>DD0</sub>    | V    |
|                     |                  |  | TTL input buffer<br>2.4 V ≤ EV <sub>DD0</sub> < 3.3 V | 1.5                  |      | EV <sub>DD0</sub>    | V    |
|                     | V <sub>IH3</sub> | P20 to P27, P150 to P156   |   | 0.7V <sub>DD</sub>   |      | V <sub>DD</sub>      | V    |
|                     | V <sub>IH4</sub> | P60 to P63   |   | 0.7EV <sub>DD0</sub> |      | 6.0                  | V    |
|                     | V <sub>IH5</sub> | P121 to P124, P137, EXCLK, EXCLKS, RESET   |   | 0.8V <sub>DD</sub>   |      | V <sub>DD</sub>      | V    |
| Input voltage, low  | V <sub>IL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer                                   | 0                    |      | 0.2EV <sub>DD0</sub> | V    |
|                     | V <sub>IL2</sub> | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                    |      | 0.8                  | V    |
|                     |                  |  | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 0                    |      | 0.5                  | V    |
|                     |                  |  | TTL input buffer<br>2.4 V ≤ EV <sub>DD0</sub> < 3.3 V | 0                    |      | 0.32                 | V    |
|                     | V <sub>IL3</sub> | P20 to P27, P150 to P156   |   | 0                    |      | 0.3V <sub>DD</sub>   | V    |
|                     | V <sub>IL4</sub> | P60 to P63   |   | 0                    |      | 0.3EV <sub>DD0</sub> | V    |
|                     | V <sub>IL5</sub> | P121 to P124, P137, EXCLK, EXCLKS, RESET   |   | 0                    |      | 0.2V <sub>DD</sub>   | V    |

**Caution** The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




**Remarks** 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 00, 01, 02, 10, 12, 13), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

#### 4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAF, R5F100JFAFA, R5F100JGAF, R5F100JHAF, R5F100JJAF,  
 R5F100JKAF, R5F100JLAF  
 R5F101JCAFA, R5F101JDAFA, R5F101JEAF, R5F101JFAFA, R5F101JGAF, R5F101JHAF, R5F101JJAF,  
 R5F101JKAF, R5F101JLAF  
 R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JGDFA, R5F100JHDFA, R5F100JJDF,  
 R5F100JKDFA, R5F100JLDFA  
 R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDFA, R5F101JJDF,  
 R5F101JKDFA, R5F101JLDFA  
 R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP52-10x10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3             |



| (UNIT:mm) |             |
|-----------|-------------|
| ITEM      | DIMENSIONS  |
| D         | 10.00±0.10  |
| E         | 10.00±0.10  |
| HD        | 12.00±0.20  |
| HE        | 12.00±0.20  |
| A         | 1.70 MAX.   |
| A1        | 0.10±0.05   |
| A2        | 1.40        |
| b         | 0.32±0.05   |
| c         | 0.145±0.055 |
| L         | 0.50±0.15   |
| θ         | 0° to 8°    |
| e         | 0.65        |
| x         | 0.13        |
| y         | 0.10        |


##### NOTE

1. Dimensions “\*1” and “\*2” do not include mold flash.
2. Dimension “\*3” does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F100LCAF, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,  
 R5F100LKAFB, R5F100LLAFB  
 R5F101LCAF, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,  
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB  
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,  
 R5F100LKDFB, R5F100LLDFB  
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB,  
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB  
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,  
 R5F100LJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35            |

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.