

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gfafb-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gfafb-50</a>

## O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G13					
			20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128 KB	8 KB	12 KB	—	—	—	R5F100AG	R5F100BG	R5F100CG
	—		—	—	—	R5F101AG	R5F101BG	R5F101CG
96 KB	8 KB	8 KB	—	—	—	R5F100AF	R5F100BF	R5F100CF
	—		—	—	—	R5F101AF	R5F101BF	R5F101CF
64 KB	4 KB	4 KB Note	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
	—		R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48 KB	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
	—		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32 KB	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
	—		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
	—		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

Flash ROM	Data flash	RAM	RL78/G13							
			40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512 KB	8 KB	32 KB Note	—	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
	—		—	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384 KB	8 KB	24 KB	—	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
	—		—	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256 KB	8 KB	20 KB Note	—	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
	—		—	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192 KB	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
	—		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128 KB	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	—
	—		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	—
96 KB	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	—
	—		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	—
64 KB	4 KB	4 KB Note	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	—	—	—
	—		R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	—	—	—
48 KB	4 KB	3 KB Note	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	—	—	—
	—		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	—	—	—
32 KB	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	—	—	—
	—		R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	—	—	—
16 KB	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	—	—	—	—	—
	—		R5F101EA	R5F101FA	R5F101GA	—	—	—	—	—

**Note** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

Table 1-1. List of Ordering Part Numbers

(8/12)


Pin count	Package	Data flash	Fields of Application <sup>Note</sup>	Ordering Part Number
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)	Mounted	A D G	R5F100LCAFA#V0, R5F100LDAFA#V0, R5F100LEAFA#V0, R5F100LFAFA#V0, R5F100LGAFA#V0, R5F100LHAFA#V0, R5F100LJAFA#V0, R5F100LKAFA#V0, R5F100LLAFA#V0 R5F100LCAFA#X0, R5F100LDAFA#X0, R5F100LEAFA#X0, R5F100LFAFA#X0, R5F100LGAFA#X0, R5F100LHAFA#X0, R5F100LJAFA#X0, R5F100LKAFA#X0, R5F100LLAFA#X0 R5F100LCDFA#V0, R5F100LDDFA#V0, R5F100LEDFA#V0, R5F100LF DFA#V0, R5F100LGDFA#V0, R5F100LHDFA#V0, R5F100LJDFA#V0, R5F100LK DFA#V0, R5F100LLDFA#V0 R5F100LCDFA#X0, R5F100LDDFA#X0, R5F100LEDFA#X0, R5F100LF DFA#X0, R5F100LGDFA#X0, R5F100LHDFA#X0, R5F100LJDFA#X0, R5F100LK DFA#X0, R5F100LLDFA#X0 R5F100LCGFA#V0, R5F100LDGFA#V0, R5F100LEGFA#V0, R5F100LFGFA#V0 R5F100LCGFA#X0, R5F100LDGFA#X0, R5F100LEGFA#X0, R5F100LFGFA#X0 R5F100LGGFA#V0, R5F100LHGFA#V0, R5F100LJGFA#V0 R5F100LGGFA#X0, R5F100LHGFA#X0, R5F100LJGFA#X0
		Not mounted	A D	R5F101LCAFA#V0, R5F101LDAFA#V0, R5F101LEAFA#V0, R5F101LFAFA#V0, R5F101LGAFA#V0, R5F101LHAFA#V0, R5F101LJAFA#V0, R5F101LKAFA#V0, R5F101LLAFA#V0 R5F101LCAFA#X0, R5F101LDAFA#X0, R5F101LEAFA#X0, R5F101LFAFA#X0, R5F101LGAFA#X0, R5F101LHAFA#X0, R5F101LJAFA#X0, R5F101LKAFA#X0, R5F101LLAFA#X0 R5F101LCDFA#V0, R5F101LDDFA#V0, R5F101LEDFA#V0, R5F101LF DFA#V0, R5F101LGDFA#V0, R5F101LHDFA#V0, R5F101LJDFA#V0, R5F101LK DFA#V0, R5F101LLDFA#V0 R5F101LCDFA#X0, R5F101LDDFA#X0, R5F101LEDFA#X0, R5F101LF DFA#X0, R5F101LGDFA#X0, R5F101LHDFA#X0, R5F101LJDFA#X0, R5F101LK DFA#X0, R5F101LLDFA#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.6 36-pin products

- 36-pin plastic WFLGA ( $4 \times 4$  mm, 0.5 mm pitch)




	A	B	C	D	E	F	
6	P60/SCLA0	V <sub>DD</sub>	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62	P61/SDAA0	V <sub>ss</sub>	REGC	RESET	P120/ANI19	5
4	P72/SO21	P71/SI21/SDA21	P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	P31/TI03/TO03/INTP4/PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/SI11/SDA11	P70/SCK21/SCL21	P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)	P22/ANI2	P20/ANI0/AV <sub>REFP</sub>	P21/ANI1/AV <sub>REFM</sub>	3
2	P30/INTP3/SCK11/SCL11	P16/TI01/TO01/INTP5/(RxD0)	P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)	P11/SI00/RxD0/TOOLRxDSDA0/(TI06)/(TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/SO11	P17/TI02/TO02/(TxD0)	P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	P10/SCK00/SCL00/(TI07)/(TO07)	P147/ANI18	P25/ANI5	1
	A	B	C	D	E	F	

**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**


**Remarks 1.** For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.2 24-pin products



## 1.5.6 36-pin products




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 2.4 AC Characteristics

**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )**

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	TCY	Main system clock ( $f_{MAIN}$ ) operation	HS (high-speed main) mode	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.03125		1	$\mu\text{s}$
				$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	0.0625		1	$\mu\text{s}$
			LS (low-speed main) mode	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.125		1	$\mu\text{s}$
			LV (low-voltage main) mode	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.25		1	$\mu\text{s}$
		Subsystem clock ( $f_{SUB}$ ) operation		$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	28.5	30.5	31.3	$\mu\text{s}$
		In the self programming mode	HS (high-speed main) mode	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.03125		1	$\mu\text{s}$
				$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	0.0625		1	$\mu\text{s}$
			LS (low-speed main) mode	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.125		1	$\mu\text{s}$
			LV (low-voltage main) mode	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.25		1	$\mu\text{s}$
External system clock frequency	f <sub>EX</sub>	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			1.0		20.0	MHz
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$			1.0		16.0	MHz
		$1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$			1.0		8.0	MHz
		$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$			1.0		4.0	MHz
	f <sub>EXS</sub>				32		35	kHz
External system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			24			ns
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$			30			ns
		$1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$			60			ns
		$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$			120			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>				13.7			$\mu\text{s}$
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TL</sub>				1/f <sub>MCK</sub> +10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17 output frequency	f <sub>TO</sub>	HS (high-speed main) mode	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				16	MHz
			2.7 V $\leq EV_{DD0} < 4.0 \text{ V}$				8	MHz
			1.8 V $\leq EV_{DD0} < 2.7 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
		LS (low-speed main) mode	1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
		LV (low-voltage main) mode	1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				2	MHz
		HS (high-speed main) mode	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				16	MHz
			2.7 V $\leq EV_{DD0} < 4.0 \text{ V}$				8	MHz
			1.8 V $\leq EV_{DD0} < 2.7 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
PCLBUZ0, PCLBUZ1 output frequency	f <sub>PCL</sub>	LS (low-speed main) mode	1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
		LV (low-voltage main) mode	1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$				4	MHz
			1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$				2	MHz
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	1				$\mu\text{s}$
		INTP1 to INTP11	$1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	1				$\mu\text{s}$
Key interrupt input low-level width	t <sub>KR</sub>	KR0 to KR7	$1.8 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	250				ns
			$1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$	1				$\mu\text{s}$
RESET low-level width	t <sub>RS</sub>				10			$\mu\text{s}$

(Note and Remark are listed on the next page.)



- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** fMCK: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)**

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <small>Note 5</small>	t <sub>KCY2</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	20 MHz < f <sub>MCK</sub>	8/f <sub>MCK</sub>	—	—	—	—	—	ns
			f <sub>MCK</sub> ≤ 20 MHz	6/f <sub>MCK</sub>	—	6/f <sub>MCK</sub>	—	6/f <sub>MCK</sub>	—	ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	16 MHz < f <sub>MCK</sub>	8/f <sub>MCK</sub>	—	—	—	—	—	ns
			f <sub>MCK</sub> ≤ 16 MHz	6/f <sub>MCK</sub>	—	6/f <sub>MCK</sub>	—	6/f <sub>MCK</sub>	—	ns
		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		6/f <sub>MCK</sub> and 500	—	6/f <sub>MCK</sub> and 500	—	6/f <sub>MCK</sub> and 500	—	ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		6/f <sub>MCK</sub> and 750	—	6/f <sub>MCK</sub> and 750	—	6/f <sub>MCK</sub> and 750	—	ns
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		6/f <sub>MCK</sub> and 1500	—	6/f <sub>MCK</sub> and 1500	—	6/f <sub>MCK</sub> and 1500	—	ns
SCKp high-/low-level width		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		—	—	6/f <sub>MCK</sub> and 1500	—	6/f <sub>MCK</sub> and 1500	—	ns
	t <sub>KL2</sub> , t <sub>KH2</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 – 7	—	t <sub>KCY2</sub> /2 – 7	—	t <sub>KCY2</sub> /2 – 7	—	ns
		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 – 8	—	t <sub>KCY2</sub> /2 – 8	—	t <sub>KCY2</sub> /2 – 8	—	ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 – 18	—	t <sub>KCY2</sub> /2 – 18	—	t <sub>KCY2</sub> /2 – 18	—	ns
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		t <sub>KCY2</sub> /2 – 66	—	t <sub>KCY2</sub> /2 – 66	—	t <sub>KCY2</sub> /2 – 66	—	ns
		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		—	—	t <sub>KCY2</sub> /2 – 66	—	t <sub>KCY2</sub> /2 – 66	—	ns

(Notes, Caution, and Remarks are listed on the next page.)

## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate	Transmission	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	<b>Note 1</b>		<b>Note 1</b>		<b>Note 1</b>		bps
		Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}$ , $R_b = 1.4 \text{ k}\Omega$ , $V_b = 2.7 \text{ V}$	2.8 Note 2		2.8 Note 2		2.8 Note 2		Mbps
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	<b>Note 3</b>		<b>Note 3</b>		<b>Note 3</b>		bps
		Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$ , $V_b = 2.3 \text{ V}$	1.2 Note 4		1.2 Note 4		1.2 Note 4		Mbps
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V	<b>Notes 5, 6</b>		<b>Notes 5, 6</b>		<b>Notes 5, 6</b>		bps
		Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}$ , $R_b = 5.5 \text{ k}\Omega$ , $V_b = 1.6 \text{ V}$	0.43 Note 7		0.43 Note 7		0.43 Note 7		Mbps

**Notes 1.** The smaller maximum transfer rate derived by using  $f_{MCK}/6$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$  and  $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 2.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

## 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f <sub>SCL</sub>	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	100	0	100	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	250	—	250	—	ns	
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	3.45	0	3.45	$\mu\text{s}$	
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Bus-free time	t <sub>BUF</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	

(Notes, Caution and Remark are listed on the next page.)

### 2.6.2 Temperature sensor/internal reference voltage characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	$V_{TMPS25}$	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference voltage	$V_{BGR}$	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	$F_{VTMPS}$	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	$t_{AMP}$		5			$\mu\text{s}$

### 2.6.3 POR circuit characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{POR}$	Power supply rise time	1.47	1.51	1.55	V
	$V_{PDR}$	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	$T_{PW}$		300			$\mu\text{s}$

**Note** Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below 0.7 V to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LH1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V <sub>I</sub> = EV <sub>DD0</sub>		1	μA
	I <sub>LH2</sub>	P20 to P27, P137, P150 to P156, RESET		V <sub>I</sub> = V <sub>DD</sub>		1	μA
	I <sub>LH3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V <sub>I</sub> = V <sub>DD</sub>	In input port or external clock input	1	μA
						10	μA
Input leakage current, low	I <sub>LIL1</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V <sub>I</sub> = EV <sub>SS0</sub>		-1	μA
	I <sub>LIL2</sub>	P20 to P27, P137, P150 to P156, RESET		V <sub>I</sub> = V <sub>SS</sub>		-1	μA
	I <sub>LIL3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		V <sub>I</sub> = V <sub>SS</sub>	In input port or external clock input	-1	μA
						-10	μA
On-chip pll-up resistance	R <sub>U</sub>	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		V <sub>I</sub> = EV <sub>SS0</sub> , In input port		10	20
						100	kΩ


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	$I_{DD1}$	Operating mode	HS (high-speed main) mode Note 5	$f_{IH} = 32 \text{ MHz}$ <sup>Note 3</sup>	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	9.2	mA
				$f_{IH} = 24 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 3.0 \text{ V}$		5.2	9.2	mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	7.0	mA
				$f_{IH} = 16 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 3.0 \text{ V}$		4.1	7.0	mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		3.0	5.0	mA
		HS (high-speed main) mode Note 5	$f_{MX} = 20 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
			$f_{MX} = 20 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
			$f_{MX} = 10 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
			$f_{MX} = 10 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9		$\mu\text{A}$
				Normal operation	Resonator connection		4.9	6.0		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9		$\mu\text{A}$
				Normal operation	Resonator connection		5.0	6.0		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6		$\mu\text{A}$
				Normal operation	Resonator connection		5.1	7.7		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3		$\mu\text{A}$
				Normal operation	Resonator connection		5.3	9.4		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3		$\mu\text{A}$
				Normal operation	Resonator connection		5.8	13.4		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +105^\circ\text{C}$	Normal operation	Square wave input		10.0	46.0		$\mu\text{A}$
				Normal operation	Resonator connection		10.0	46.0		$\mu\text{A}$

(Notes and Remarks are listed on the next page.)


**UART mode bit width (during communication at different potential) (reference)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage
  2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
  4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.




#### 4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP  
 R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP  
 R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP  
 R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP  
 R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



detail of lead end



ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 <sup>+0.08</sup> <sub>-0.07</sub>
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° <sup>+5°</sup> <sub>-3°</sub>
T	0.25
U	0.6±0.15

**NOTE**


Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

## 4.9 48-pin Products


R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,  
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB  
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,  
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB  
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,  
 R5F100GHDDB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB  
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,  
 R5F101GHDDB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB  
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,  
 R5F100GHGFB, R5F100GJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,  
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA  
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,  
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA  
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,  
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA  
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,  
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA  
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,  
 R5F100GHGNA, R5F100GJGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PQN-A P48K8-50-5B4-6	0.13




©2013 Renesas Electronics Corporation. All rights reserved.

## 4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB  
 R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB  
 R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F100PLDFB  
 R5F101PFDFB, R5F101PGDFB, R5F101PHDFB, R5F101PJDFB, R5F101PKDFB, R5F101PLDFB  
 R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.

Revision History		RL78/G13 Data Sheet	
Rev.	Date	Description	
		Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing

Rev.	Date	Description	
		Page	Summary
3.00	Aug 02, 2013	118	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		118	Modification of table and note in 2.6.3 POR circuit characteristics
		119	Modification of table in 2.6.4 LVD circuit characteristics
		120	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode
		120	Renamed to 2.6.5 Power supply voltage rising slope characteristics
		122	Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes
		123	Modification of caution 1 and description
		124	Modification of table and remark 3 in Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )
		126	Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics
		126	Modification of table in 3.2.2 On-chip oscillator characteristics
		127	Modification of note 3 in 3.3.1 Pin characteristics (1/5)
		128	Modification of note 3 in 3.3.1 Pin characteristics (2/5)
		133	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)
		135	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2)
		137	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2)
		139	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)
		140	Modification of (3) Peripheral Functions (Common to all products)
		142	Modification of table in 3.4 AC Characteristics
		143	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		143	Modification of figure of AC Timing Test Points
		143	Modification of figure of External System Clock Timing
		145	Modification of figure of AC Timing Test Points
		145	Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)
		146	Modification of description in (2) During communication at same potential (CSI mode)
		147	Modification of description in (3) During communication at same potential (CSI mode)
		149	Modification of table, note 1, and caution in (4) During communication at same potential (simplified I <sup>2</sup> C mode)
		151	Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
		152 to 154	Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		155	Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)
		156	Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)
		157, 158	Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		160, 161	Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)