



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 96KB (96K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LFQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gdfb-v0 |

Table 1-1. List of Ordering Part Numbers

(5/12)

| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|---|-------------|--|--|
| 48 pins | 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) | Mounted | A D G | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0 R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0 R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0 R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0 |
| | | Not mounted | A D | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0 R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0 R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(10/12)


| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|--|-------------|--|--|
| 80 pins | 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch) | Mounted | A | R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0 |
| | | | D | R5F100MF DFA#V0, R5F100MG DFA#V0, R5F100MH DFA#V0, R5F100MJD FA#V0, R5F100MK DFA#V0, R5F100MLD FA#V0 R5F100MF DFA#X0, R5F100MG DFA#X0, R5F100MH DFA#X0, R5F100MJD FA#X0, R5F100MK DFA#X0, R5F100MLD FA#X0 R5F100MFG FA#V0, R5F100MGG FA#V0, R5F100MHG FA#V0, R5F100MJG FA#V0 R5F100MFG FA#X0, R5F100MGG FA#X0, R5F100MHG FA#X0, R5F100MJG FA#X0 |
| | | | G | R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 R5F101MF DFA#V0, R5F101MG DFA#V0, R5F101MH DFA#V0, R5F101MJD FA#V0, R5F101MK DFA#V0, R5F101MLD FA#V0 R5F101MF DFA#X0, R5F101MG DFA#X0, R5F101MH DFA#X0, R5F101MJD FA#X0, R5F101MK DFA#X0, R5F101MLD FA#X0 R5F101MFG FA#V0, R5F101MGG FA#V0, R5F101MHG FA#V0, R5F101MJG FA#V0 R5F101MFG FA#X0, R5F101MGG FA#X0, R5F101MHG FA#X0, R5F101MJG FA#X0 |
| | | Not mounted | A | R5F101MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0 |
| | 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch) | Mounted | A | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0 |
| | | | D | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 R5F100MF DFB#V0, R5F100MG DFB#V0, R5F100MH DFB#V0, R5F100MJD FB#V0, R5F100MK DFB#V0, R5F100MLD FB#V0 R5F100MF DFB#X0, R5F100MG DFB#X0, R5F100MH DFB#X0, R5F100MJD FB#X0, R5F100MK DFB#X0, R5F100MLD FB#X0 R5F100MFG FB#V0, R5F100MGG FB#V0, R5F100MHG FB#V0, R5F100MJG FB#V0 R5F100MFG FB#X0, R5F100MGG FB#X0, R5F100MHG FB#X0, R5F100MJG FB#X0 |
| | | | G | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0 |
| | | Not mounted | A | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 R5F101MF DFB#V0, R5F101MG DFB#V0, R5F101MH DFB#V0, R5F101MJD FB#V0, R5F101MK DFB#V0, R5F101MLD FB#V0 R5F101MF DFB#X0, R5F101MG DFB#X0, R5F101MH DFB#X0, R5F101MJD FB#X0, R5F101MK DFB#X0, R5F101MLD FB#X0 R5F101MFG FB#V0, R5F101MGG FB#V0, R5F101MHG FB#V0, R5F101MJG FB#V0 R5F101MFG FB#X0, R5F101MGG FB#X0, R5F101MHG FB#X0, R5F101MJG FB#X0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.6 36-pin products

- 36-pin plastic WFLGA (4×4 mm, 0.5 mm pitch)




| | A | B | C | D | E | F | |
|---|-----------------------|----------------------------|---|---|-----------------------------|-----------------------------|---|
| 6 | P60/SCLA0 | V _{DD} | P121/X1 | P122/X2/EXCLK | P137/INTP0 | P40/TOOL0 | 6 |
| 5 | P62 | P61/SDAA0 | V _{ss} | REGC | RESET | P120/ANI19 | 5 |
| 4 | P72/SO21 | P71/SI21/SDA21 | P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03) | P31/TI03/TO03/INTP4/PCLBUZ0 | P00/TI00/TxD1 | P01/TO00/RxD1 | 4 |
| 3 | P50/INTP1/SI11/SDA11 | P70/SCK21/SCL21 | P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02) | P22/ANI2 | P20/ANI0/AV _{REFP} | P21/ANI1/AV _{REFM} | 3 |
| 2 | P30/INTP3/SCK11/SCL11 | P16/TI01/TO01/INTP5/(RxD0) | P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05) | P11/SI00/RxD0/TOOLRxDSDA0/(TI06)/(TO06) | P24/ANI4 | P23/ANI3 | 2 |
| 1 | P51/INTP2/SO11 | P17/TI02/TO02/(TxD0) | P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04) | P10/SCK00/SCL00/(TI07)/(TO07) | P147/ANI18 | P25/ANI5 | 1 |
| | A | B | C | D | E | F | |

Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

| Item | 20-pin | | 24-pin | | 25-pin | | 30-pin | | 32-pin | | 36-pin | | | | | | | | | | | |
|------------------------------------|---|---|---|---|---|---|--|----------|--------------------------|----------|--------------------------|----------|--|--|--|--|--|--|--|--|--|--|
| | R5F1006X | R5F1016X | R5F1007X | R5F1017X | R5F1008X | R5F1018X | R5F100AX | R5F101AX | R5F100BX | R5F101BX | R5F100CX | R5F101CX | | | | | | | | | | |
| Code flash memory (KB) | 16 to 64 | | 16 to 64 | | 16 to 64 | | 16 to 128 | | 16 to 128 | | 16 to 128 | | | | | | | | | | | |
| Data flash memory (KB) | 4 | — | 4 | — | 4 | — | 4 to 8 | — | 4 to 8 | — | 4 to 8 | — | | | | | | | | | | |
| RAM (KB) | 2 to 4 ^{Note1} | | 2 to 4 ^{Note1} | | 2 to 4 ^{Note1} | | 2 to 12 ^{Note1} | | 2 to 12 ^{Note1} | | 2 to 12 ^{Note1} | | | | | | | | | | | |
| Address space | 1 MB | | | | | | | | | | | | | | | | | | | | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | | | | | | | | | | | | | | | | | | |
| | High-speed on-chip oscillator | HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | | | | | | | | | | | | | | | | | | |
| Subsystem clock | — | | | | | | | | | | | | | | | | | | | | | |
| Low-speed on-chip oscillator | 15 kHz (TYP.) | | | | | | | | | | | | | | | | | | | | | |
| General-purpose registers | (8-bit register × 8) × 4 banks | | | | | | | | | | | | | | | | | | | | | |
| Minimum instruction execution time | 0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation) | | | | | | | | | | | | | | | | | | | | | |
| | 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) | | | | | | | | | | | | | | | | | | | | | |
| Instruction set | <ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | | | | | | | | | | | | | | | | |
| I/O port | Total | 16 | 20 | 21 | 26 | 28 | 32 | | | | | | | | | | | | | | | |
| | CMOS I/O | 13 (N-ch O.D. I/O [V_{DD} withstand voltage]: 5) | 15 (N-ch O.D. I/O [V_{DD} withstand voltage]: 6) | 15 (N-ch O.D. I/O [V_{DD} withstand voltage]: 6) | 21 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9) | 22 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9) | 26 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10) | | | | | | | | | | | | | | | |
| | CMOS input | 3 | 3 | 3 | 3 | 3 | 3 | | | | | | | | | | | | | | | |
| | CMOS output | — | — | 1 | — | — | — | | | | | | | | | | | | | | | |
| | N-ch O.D. I/O (withstand voltage: 6 V) | — | 2 | 2 | 2 | 3 | 3 | | | | | | | | | | | | | | | |
| Timer | 16-bit timer | 8 channels | | | | | | | | | | | | | | | | | | | | |
| | Watchdog timer | 1 channel | | | | | | | | | | | | | | | | | | | | |
| | Real-time clock (RTC) | 1 channel ^{Note 2} | | | | | | | | | | | | | | | | | | | | |
| | 12-bit interval timer (IT) | 1 channel | | | | | | | | | | | | | | | | | | | | |
| | Timer output | 3 channels (PWM outputs: 2 ^{Note 3}) | 4 channels (PWM outputs: 3 ^{Note 3}) | 4 channels (PWM outputs: 3 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4} | | | | | | | | | | | | | | | | | | |
| | RTC output | — | | | | | | | | | | | | | | | | | | | | |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (f_{IL}) is selected

2.3 DC Characteristics

2.3.1 Pin characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$) (1/5)

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|-----------|---|--|------|-----------------------------|------|
| Output current, high ^{Note 1} | I_{OH1} | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | | -10.0 ^{Note 2} | mA |
| | | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%$ ^{Note 3}) | $4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | | -55.0 | mA |
| | | | $2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$ | | -10.0 | mA |
| | | | $1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$ | | -5.0 | mA |
| | | | $1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$ | | -2.5 | mA |
| | | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3}) | $4.0 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | | -80.0 | mA |
| | | | $2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}$ | | -19.0 | mA |
| | | | $1.8 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$ | | -10.0 | mA |
| | | | $1.6 \text{ V} \leq EV_{DD0} < 1.8 \text{ V}$ | | -5.0 | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | | -135.0 ^{Note 4} | mA |
| | I_{OH2} | Per pin for P20 to P27, P150 to P156 | $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ | | -0.1 ^{Note 2} | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ | | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0} , EV_{DD1} , V_{DD} pins to an output pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

4. The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA .

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Notes 1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When $\text{AMPHS1} = 1$ (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz

$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH} : High-speed on-chip oscillator clock frequency

3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| | |
|----------------------------|---|
| HS (high-speed main) mode: | $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz |
| | $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz |
| LS (low-speed main) mode: | $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz |
| | LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz |
 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|-------------------|--|--|---------------------------|----------------------------|--------------------------|----------------------------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 2/f _{CLK} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | 200 | | 1150 | | 1150 | | ns |
| | | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | 300 | | 1150 | | 1150 | | ns |
| SCKp high-level width | t _{KH1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 120 | | t _{KCY1} /2 – 120 | | t _{KCY1} /2 – 120 | | | ns |
| SCKp low-level width | t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 7 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 10 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | | ns |
| Slp setup time (to SCKp↑) ^{Note 1} | t _{SIK1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | 58 | | 479 | | 479 | | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | 121 | | 479 | | 479 | | | ns |
| Slp hold time (from SCKp↑) ^{Note 1} | t _{KS1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | 10 | | 10 | | 10 | | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | 10 | | 10 | | 10 | | | ns |
| Delay time from SCKp↓ to SO _p output ^{Note 1} | t _{KS01} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 20 pF, R _b = 1.4 kΩ | | 60 | | 60 | | 60 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 20 pF, R _b = 2.7 kΩ | | 130 | | 130 | | 130 | | ns |

(Notes, Caution, and Remarks are listed on the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
(2/3)**

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|--------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Slp setup time (to SCKp \uparrow) ^{Note 1} | tsIK1 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω | 81 | | 479 | | 479 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω | 177 | | 479 | | 479 | | ns |
| | | 1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω | 479 | | 479 | | 479 | | ns |
| Slp hold time (from SCKp \uparrow) ^{Note 1} | tKS11 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω | 19 | | 19 | | 19 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω | 19 | | 19 | | 19 | | ns |
| | | 1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω | 19 | | 19 | | 19 | | ns |
| Delay time from SCKp \downarrow to SO _p output ^{Note 1} | tKS01 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω | | 100 | | 100 | | 100 | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω | | 195 | | 195 | | 195 | ns |
| | | 1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω | | 483 | | 483 | | 483 | ns |

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with EV_{DD0} \geq V_b.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|-----------------------------------|-------------------|---|--------------------------------|------------------|--------------------------|------------------|----------------------------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time ^{Note 1} | t _{KCY2} | 4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V | 24 MHz $< f_{MCK}$ | 14/ f_{MCK} | — | — | — | — | ns |
| | | | 20 MHz $< f_{MCK} \leq 24$ MHz | 12/ f_{MCK} | — | — | — | — | ns |
| | | | 8 MHz $< f_{MCK} \leq 20$ MHz | 10/ f_{MCK} | — | — | — | — | ns |
| | | | 4 MHz $< f_{MCK} \leq 8$ MHz | 8/ f_{MCK} | — | 16/ f_{MCK} | — | — | ns |
| | | | $f_{MCK} \leq 4$ MHz | 6/ f_{MCK} | — | 10/ f_{MCK} | — | 10/ f_{MCK} | ns |
| | | 2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V | 24 MHz $< f_{MCK}$ | 20/ f_{MCK} | — | — | — | — | ns |
| | | | 20 MHz $< f_{MCK} \leq 24$ MHz | 16/ f_{MCK} | — | — | — | — | ns |
| | | | 16 MHz $< f_{MCK} \leq 20$ MHz | 14/ f_{MCK} | — | — | — | — | ns |
| | | | 8 MHz $< f_{MCK} \leq 16$ MHz | 12/ f_{MCK} | — | — | — | — | ns |
| | | | $f_{MCK} \leq 4$ MHz | 8/ f_{MCK} | — | 16/ f_{MCK} | — | — | ns |
| | | 1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2} | 24 MHz $< f_{MCK}$ | 48/ f_{MCK} | — | — | — | — | ns |
| | | | 20 MHz $< f_{MCK} \leq 24$ MHz | 36/ f_{MCK} | — | — | — | — | ns |
| | | | 16 MHz $< f_{MCK} \leq 20$ MHz | 32/ f_{MCK} | — | — | — | — | ns |
| | | | 8 MHz $< f_{MCK} \leq 16$ MHz | 26/ f_{MCK} | — | — | — | — | ns |
| | | | $f_{MCK} \leq 4$ MHz | 16/ f_{MCK} | — | 16/ f_{MCK} | — | — | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(4) During communication at same potential (simplified I²C mode)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|---------------------------------------|---------------------|---|---|----------------------|------|
| | | | MIN. | MAX. | |
| SCL _r clock frequency | f _{SCL} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | | 400 ^{Note1} | kHz |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | | 100 ^{Note1} | kHz |
| Hold time when SCL _r = "L" | t _{LOW} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1200 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 4600 | | ns |
| Hold time when SCL _r = "H" | t _{HIGH} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1200 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 4600 | | ns |
| Data setup time (reception) | t _{SU:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 1/f _{MCK} + 220 ^{Note2} | | ns |
| | | 2.4 V ≤ EV _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1/f _{MCK} + 580 ^{Note2} | | ns |
| Data hold time (transmission) | t _{HD:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ | 0 | 770 | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 0 | 1420 | ns |

Notes 1. The value must also be equal to or less than f_{MCK}/4.2. Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".**Caution** Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | Unit |
|---------------|-----------|--|--|---|------|
| | | MIN. | MAX. | | |
| Transfer rate | Reception | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Note 1} | bps |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Note 1} | Mbps |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Notes 1,2} | bps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | Reference Voltage | | |
|---|--|--|--|
| | Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM | Reference voltage (+) = VDD Reference voltage (-) = Vss | Reference voltage (+) = VBGR Reference voltage (-) = AVREFM |
| ANI0 to ANI14 | Refer to 3.6.1 (1). | Refer to 3.6.1 (3). | Refer to 3.6.1 (4). |
| ANI16 to ANI26 | Refer to 3.6.1 (2). | | |
| Internal reference voltage Temperature sensor output voltage | Refer to 3.6.1 (1). | | — |

- (1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|--------|--|------------------------|--------|---------------------------|--------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution AVREFP = VDD ^{Note 3} | 2.4 V ≤ AVREFP ≤ 5.5 V | | 1.2 | ±3.5 | LSB |
| Conversion time | tCONV | 10-bit resolution Target pin: ANI2 to ANI14 | 3.6 V ≤ VDD ≤ 5.5 V | 2.125 | | 39 | μs |
| | | | 2.7 V ≤ VDD ≤ 5.5 V | 3.1875 | | 39 | μs |
| | | | 2.4 V ≤ VDD ≤ 5.5 V | 17 | | 39 | μs |
| | | 10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 3.6 V ≤ VDD ≤ 5.5 V | 2.375 | | 39 | μs |
| | | | 2.7 V ≤ VDD ≤ 5.5 V | 3.5625 | | 39 | μs |
| | | | 2.4 V ≤ VDD ≤ 5.5 V | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | Ezs | 10-bit resolution AVREFP = VDD ^{Note 3} | 2.4 V ≤ AVREFP ≤ 5.5 V | | | ±0.25 | %FSR |
| Full-scale error ^{Notes 1, 2} | Efs | 10-bit resolution AVREFP = VDD ^{Note 3} | 2.4 V ≤ AVREFP ≤ 5.5 V | | | ±0.25 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution AVREFP = VDD ^{Note 3} | 2.4 V ≤ AVREFP ≤ 5.5 V | | | ±2.5 | LSB |
| Differential linearity error ^{Note 1} | DLE | 10-bit resolution AVREFP = VDD ^{Note 3} | 2.4 V ≤ AVREFP ≤ 5.5 V | | | ±1.5 | LSB |
| Analog input voltage | VAIN | ANI2 to ANI14 | | 0 | | AVREFP | V |
| | | Internal reference voltage output (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode) | | | VBGR ^{Note 4} | | V |
| | | Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode) | | | VTMPS25 ^{Note 4} | | V |

(Notes are listed on the next page.)

- (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------|---|---------------------------------|--------|---------------------------------------|-------------------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | 1.2 | ±7.0 | LSB |
| Conversion time | t _{CONV} | 10-bit resolution | 3.6 V ≤ V _{DD} ≤ 5.5 V | 2.125 | | 39 | μs |
| | | Target pin: ANI0 to ANI14, ANI16 to ANI26 | 2.7 V ≤ V _{DD} ≤ 5.5 V | 3.1875 | | 39 | μs |
| | | 2.4 V ≤ V _{DD} ≤ 5.5 V | 17 | | 39 | μs | |
| | | 10-bit resolution | 3.6 V ≤ V _{DD} ≤ 5.5 V | 2.375 | | 39 | μs |
| | | Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 2.7 V ≤ V _{DD} ≤ 5.5 V | 3.5625 | | 39 | μs |
| | | 2.4 V ≤ V _{DD} ≤ 5.5 V | 17 | | 39 | μs | |
| Zero-scale error ^{Notes 1, 2} | E _{ZS} | 10-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±0.60 | %FSR |
| Full-scale error ^{Notes 1, 2} | E _{FS} | 10-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±4.0 | LSB |
| Differential linearity error ^{Note 1} | DLE | 10-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±2.0 | LSB |
| Analog input voltage | V _{AIN} | ANI0 to ANI14 | | 0 | | V _{DD} | V |
| | | ANI16 to ANI26 | | 0 | | EV _{DD0} | V |
| | | Internal reference voltage output (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode) | | | V _{BGR} ^{Note 3} | | V |
| | | Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode) | | | V _{TMP525} ^{Note 3} | | V |

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. PACKAGE DRAWINGS

4.1 20-pin Products


R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP
 R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP
 R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP
 R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP
 R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12 |



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,
 R5F100GHGNA, R5F100GJGNA


| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
|--------------------|--------------|---------------------------|---------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PQN-A P48K8-50-5B4-6 | 0.13 |



©2013 Renesas Electronics Corporation. All rights reserved.

R5F100LCAF, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,
 R5F100LKAFB, R5F100LLAFB
 R5F101LCAF, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,
 R5F100LKDFB, R5F100LLDFB
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB,
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,
 R5F100LJGFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35 |


**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB
 R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB
 R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB
 R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB
 R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP) [g] |
|----------------------|--------------|----------------|----------------|
| P-LFQFP80-12x12-0.50 | PLQP0080KE-A | P80GK-50-8EU-2 | 0.53 |

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

R5F100PFAFA, R5F100PGAFA, R5F100PHAFA, R5F100PJAFA, R5F100PKAFA, R5F100PLAFA
 R5F101PFAFA, R5F101PGAFA, R5F101PHAFA, R5F101PJAFA, R5F101PKAFA, R5F101PLAFA
 R5F100PFDFA, R5F100PGDFA, R5F100PHDFA, R5F100PJ DFA, R5F100PK DFA, R5F100PL DFA
 R5F101PFDFA, R5F101PGDFA, R5F101PHDFA, R5F101PJ DFA, R5F101PK DFA, R5F101PL DFA
 R5F100PFGFA, R5F100PGGFA, R5F100PHGFA, R5F100PJGFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|----------------------|--------------|-----------------|-----------------|
| P-LQFP100-14x20-0.65 | PLQP0100JC-A | P100GF-65-GBN-1 | 0.92 |

