

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

XFI

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gfdfb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin	Package	Data	Fields of	(5/12) Ordering Part Number
count		flash	Application	
48 pins	48-pin plastic	Mounted	A	R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0,
	LFQFP (7 $\times$ 7 mm,			R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0,
	0.5 mm pitch)			R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0,
				R5F100GLAFB#V0
				R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0,
				R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0,
				R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0,
				R5F100GLAFB#X0
			D	R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0,
				R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0,
				R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0,
				R5F100GLDFB#V0
				R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0,
				R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0,
				R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0,
				R5F100GLDFB#X0
			G	R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0,
				R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0,
				R5F100GHGFB#V0, R5F100GJGFB#V0
				R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0,
				R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0,
				R5F100GHGFB#X0, R5F100GJGFB#X0
		Not	А	R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0,
		mounted		R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0,
				R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0,
				R5F101GLAFB#V0
				R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0,
				R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0,
				R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0,
				R5F101GLAFB#X0
			D	R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0,
				R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0,
				R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0,
				R5F101GLDFB#V0
				R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0,
				R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0,
				R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0,
				R5F101GLDFB#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1.	List of Ordering Part Numbers
------------	-------------------------------

Pin count	Package	Data flash	Fields of Application	Ordering Part Number
			Note	
48 pins	48-pin plastic	Mounted	А	R5F100GAANA#U0, R5F100GCANA#U0, R5F100GDANA#U0,
	HWQFN (7 $\times$ 7 mm,			R5F100GEANA#U0, R5F100GFANA#U0, R5F100GGANA#U0,
	0.5 mm pitch)			R5F100GHANA#U0, R5F100GJANA#U0, R5F100GKANA#U0,
				R5F100GLANA#U0
				R5F100GAANA#W0, R5F100GCANA#W0, R5F100GDANA#W0, R5F100GEANA#W0,
				R5F100GFANA#W0, R5F100GGANA#W0,
				R5F100GHANA#W0, R5F100GJANA#W0,
				R5F100GKANA#W0, R5F100GLANA#W0
			D	R5F100GADNA#U0, R5F100GCDNA#U0, R5F100GDDNA#U0,
				R5F100GEDNA#U0, R5F100GFDNA#U0, R5F100GGDNA#U0,
				R5F100GHDNA#U0, R5F100GJDNA#U0, R5F100GKDNA#U0,
				R5F100GLDNA#U0
				R5F100GADNA#W0, R5F100GCDNA#W0,
				R5F100GDDNA#W0, R5F100GEDNA#W0,
				R5F100GFDNA#W0, R5F100GGDNA#W0,
				R5F100GHDNA#W0, R5F100GJDNA#W0,
				R5F100GKDNA#W0, R5F100GLDNA#W0
			G	R5F100GAGNA#U0, R5F100GCGNA#U0, R5F100GDGNA#U0
				R5F100GEGNA#U0, R5F100GFGNA#U0, R5F100GGGNA#U0 R5F100GHGNA#U0, R5F100GJGNA#U0
				R5F100GAGNA#W0, R5F100GCGNA#W0,
				R5F100GDGNA#W0, R5F100GEGNA#W0,
				R5F100GFGNA#W0, R5F100GGGNA#W0,
				R5F100GHGNA#W0, R5F100GJGNA#W0
		Not	А	R5F101GAANA#U0, R5F101GCANA#U0, R5F101GDANA#U0,
		mounted		R5F101GEANA#U0, R5F101GFANA#U0, R5F101GGANA#U0,
				R5F101GHANA#U0, R5F101GJANA#U0, R5F101GKANA#U0,
				R5F101GLANA#U0
				R5F101GAANA#W0, R5F101GCANA#W0,
				R5F101GDANA#W0, R5F101GEANA#W0,
				R5F101GFANA#W0, R5F101GGANA#W0,
				R5F101GHANA#W0, R5F101GJANA#W0,
			D	R5F101GKANA#W0, R5F101GLANA#W0
			D	R5F101GADNA#U0, R5F101GCDNA#U0, R5F101GDDNA#U0, R5F101GEDNA#U0, R5F101GFDNA#U0, R5F101GGDNA#U0,
				R5F101GEDNA#00, R5F101GEDNA#00, R5F101GGDNA#00, R5F101GHDNA#U0, R5F101GJDNA#U0, R5F101GKDNA#U0,
				R5F101GLDNA#U0
				R5F101GADNA#W0, R5F101GCDNA#W0,
				R5F101GDDNA#W0, R5F101GEDNA#W0,
				R5F101GFDNA#W0, R5F101GGDNA#W0,
				R5F101GHDNA#W0, R5F101GJDNA#W0,
				R5F101GKDNA#W0, R5F101GLDNA#W0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



# 1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	А	В	С	D	E	F	_
	P60/SCLA0	Vdd	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	
6							6
	P62	P61/SDAA0	Vss	REGC	RESET	P120/ANI19	
5							5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03)	P31/TI03/TO03/ INTP4/ PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/ SI11/SDA11	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2	P20/ANI0/ AVrefp	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK11/SCL11	P16/TI01/TO01/ INTP5/(RxD0)	P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05)	P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/ SO11	P17/TI02/TO02/ (TxD0)	P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04)	P10/SCK00/ SCL00/(TI07)/ (TO07)	P147/ANI18	P25/ANI5	1
	А	В	С	D	E	F	


### Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




## 1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




## 1.5.10 52-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 1.5.13 100-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



# 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ ) (	(1/2)	
--	-------	--

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	–0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	–0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	VII	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EVDD0 +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and –0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	
	VI2	P60 to P63 (N-ch open-drain)	–0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	Voi	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		V
	V <sub>02</sub>	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV <sub>DD0</sub> +0.3 and $-0.3$ to AV <sub>REF</sub> (+) +0.3 <sup>Notes 2, 3</sup>	V
	Vai2	ANI0 to ANI14	$-0.3$ to V_DD +0.3 and $-0.3$ to AV_REF(+) +0.3 $^{Notes2,3}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - **3.** Do not exceed  $AV_{REF}(+) + 0.3 V$  in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$ : + side reference voltage of the A/D converter.
  - 3. Vss : Reference voltage



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode: 2.7 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 32 MHz
      - 2.4 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 16 MHz
    - LS (low-speed main) mode:  $1.8 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 8 MHz
    - LV (low-voltage main) mode: 1.6 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 4 MHz
  - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



- **Notes 1.** Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 32 MHz
      - 2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 16 MHz
    - LS (low-speed main) mode:  $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~@1~\text{MHz}$  to 8 MHz
    - LV (low-voltage main) mode: 1.6 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$




NoteThe following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $1.8 V \le EV_{DD0} < 2.7 V : MIN. 125 ns$  $1.6 V \le EV_{DD0} < 1.8 V : MIN. 250 ns$ 

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$ 

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

### Minimum Instruction Execution Time during Main System Clock Operation



R01DS0131EJ0330 Rev.3.30 Mar 31, 2016



## 3.3 DC Characteristics

## 3.3.1 Pin characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>∾te 1</sup>	Іон1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V$			-3.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-10.0	mA
		$(\text{When duty} \le 70\%^{\text{Note 3}})$	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31,				-30.0	mA
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-19.0	mA
		P117, P146, P147 (When duty $\leq 70\%^{\text{Note 3}}$ )	$2.4~V \leq EV_{DD0} < 2.7~V$			-10.0	mA
		Total of all pins (When duty ≤ 70% <sup>№te 3</sup> )	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	2,4 V $\leq$ V_{DD} $\leq$ 5.5 V			-0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty $\leq 70\%^{Note 3}$ )	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-1.5	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV<sub>DD0</sub>, EV<sub>DD1</sub>, V<sub>DD</sub> pins to an output pin.
  - 2. Do not exceed the total current value.
  - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
    - Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ 
      - <Example> Where n = 80% and  $I_{OH} = -10.0 \text{ mA}$ 
        - Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, Iow <sup>№061</sup>	Iol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				8.5 <sup>Note 2</sup>	mA
		Per pin for P60 to P63				15.0 <sup>Note 2</sup>	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			40.0	mA
		P37,	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			15.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70\%$ Note 3)	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			9.0	mA
		Total of P05, P06, P10 to P17, P30,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			40.0	mA
		P31, P50 to P57, P60 to P67,	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			35.0	mA
		P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ <sup>Note 3</sup> )	$2,4~V \leq EV_{DD0} < 2.7~V$			20.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )				80.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156			_	0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	$2,4~V \le V_{\text{DD}} \le 5.5~V$			5.0	mA

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (2/5)

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
  - 2. Do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and  $I_{OL} = 10.0 \text{ mA}$ 

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



## 3.4 AC Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fmain)	HS (high-speed main) mode	$\frac{2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}}$	0.03125 0.0625		1 1	μs μs
		operation Subsystem of operation	clock (fsub)	$2.4V\!\leq\!V_{DD}\!\leq\!5.5V$	28.5	30.5	31.3	μs
		In the self	HS (high-speed	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
		programming mode		$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External system clock frequency	fex	$2.7 V \le V_{DD} \le$	≤ 5.5 V	•	1.0		20.0	MHz
		$2.4~V \leq V_{\text{DD}} < 2.7~V$			1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high- level width, low-level width	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
		$2.4~V \leq V_{\text{DD}} < 2.7~V$			30			ns
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
output frequency		main) mode	2.7 V	$\leq$ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	$\leq$ EV <sub>DD0</sub> < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	$\leq$ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	<b>t</b> intl	INTP1 to INT	P11 2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	tкв	KR0 to KR7	2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl				10			μs

Note The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $2.4V \le EV_{DD0} < 2.7 \text{ V}$ : MIN. 125 ns


 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$ 


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





**Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



Parameter	Symbol	Conditions	HS (high-sp Mo		Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 340 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 340 Note 2		ns
			1/fмск + 760 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 760 Note 2		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1/fмск + 570 Note 2	)	ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	770	ns
			0	1420	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	1420	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	0	1215	ns

### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .


2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.


(**Remarks** are listed on the next page.)



# Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- Caution Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



## 3.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS (h	IS (high-speed main) Mode			
				Standard Mode		Fast Mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fclk ≥ 3.5 MHz	-	-	0	400	kHz
		Standard mode: fclk ≥ 1 MHz	0	100	-	_	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		μs

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

<R>

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ } R_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ } R_b = 1.1 \mbox{ } k\Omega \\ \end{array}$ 

#### **IICA** serial transfer timing







(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V}, \text{ Reference voltage (+)} = 10^{\circ}\text{C}, 10^{$	
VDD, Reference voltage (-) = Vss)	

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	ne t <sub>CONV</sub> 10-bit resolution		$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14, ANI16 to ANI26	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
	voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \le V \text{DD} \le 5.5~V$	17		39	μS	
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale error <sup>Notes 1, 2</sup>	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V \text{dd} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		VDD	V
		ANI16 to ANI26		0		EVDD0	V
	Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		VBGR Note 3			V	
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		VTMPS25 <sup>Note 3</sup>			V

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

- $\ensuremath{\textbf{2.}}$  This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



## 4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JLAFA


R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JHAFA, R5F101JJAFA, R5F101JLAFA

R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JGDFA, R5F100JHDFA, R5F100JJDFA, R5F100JLDFA

R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDFA, R5F101JJDFA, R5F101JLDFA

R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.



#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.