

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XFI

| 2 0 0 0 0 0 | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 12K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LFQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101ggdfb-50 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | 1 | 1 | T | (7/12) |
|--------------|---------------------------------|---------------|--------------------------|--|
| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
| 52 pins | 52-pin plastic LQFP (10 × 10 | Mounted | A | R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, |
| | mm, 0.65 mm | | | R5F100JJAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 |
| | pitch) | | | R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0, |
| | | | | R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, |
| | | | | R5F100JJAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 |
| | | | D | R5F100JCDFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, |
| | | | | R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, |
| | | | | R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 |
| | | | | R5F100JCDFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, |
| | | | | R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, |
| | | | | R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 |
| | | | G | R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, |
| | | | | R5F100JFGFA#V0,R5F100JGGFA#V0,R5F100JHGFA#V0, |
| | | | | R5F100JJGFA#V0 |
| | | | | R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, |
| | | | | R5F100JFGFA#X0,R5F100JGGFA#X0, R5F100JHGFA#X0, |
| | | | | R5F100JJGFA#X0 |
| | | Not | А | R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0, |
| | | mounted | | R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, |
| | | | | R5F101JJAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 |
| | | | | R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0, |
| | | | | R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, |
| | | | | R5F101JJAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 |
| | | | D | R5F101JCDFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, |
| | | | | R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, |
| | | | | R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 |
| | | | | R5F101JCDFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, |
| | | | | R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, |
| | | | | R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

| Pin count | Package | Data flash | Fields of | Ordering Part Number |
|-----------|---|------------|-------------|--|
| | | | Application | |
| 64 pins | 64-pin plastic | Mounted | A | R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0, |
| | LFQFP (10 × 10 | | | R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0, |
| | mm, 0.5 mm pitch) | | | R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LLAFB#V0 |
| | min, 0.5 min pitch) | | | R5F100LCAFB#X0, R5F100LDAFB#X0, R5F100LEAFB#X0, |
| | | | | R5F100LFAFB#X0, R5F100LGAFB#X0, R5F100LHAFB#X0, |
| | | | | R5F100LJAFB#X0, R5F100LKAFB#X0, R5F100LLAFB#X0 |
| | | | D | R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0, |
| | | | | R5F100LFDFB#V0, R5F100LGDFB#V0, R5F100LHDFB#V0, |
| | | | | R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LLDFB#V0 |
| | | | | R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0, |
| | | | | R5F100LFDFB#X0, R5F100LGDFB#X0, R5F100LHDFB#X0, |
| | | | | R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LLDFB#X0 |
| | | | G | R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0, |
| | | | | R5F100LFGFB#V0 |
| | | | | R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0, |
| | | | | R5F100LFGFB#X0 |
| | | | | R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0 |
| | | | • | R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0 |
| | | Not | A | R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0, |
| | | mounted | | R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0, R5F101LJAFB#V0, R5F101LKAFB#V0, R5F101LLAFB#V0 |
| | | | | R5F101LCAFB#X0, R5F101LRAFB#V0, R5F101LEAFB#V0 |
| | | | | R5F101LCAFB#X0, R5F101LDAFB#X0, R5F101LEAFB#X0, R5F101LFAFB#X0, R5F101LGAFB#X0, R5F101LHAFB#X0, R5F10LHAFB#X0, R5F10LHAFBXAFBXX0, R5F10LHAFBXAFAFAFX0, R5F10LHAFBXX0, R5F10LHAFAFAFX0, R |
| | | | | R5F101LJAFB#X0, R5F101LGAFB#X0, R5F101LLAFB#X0, |
| | | | D | R5F101LCDFB#V0, R5F101LDDFB#V0, R5F101LLAFB#V0, |
| | | | D | R5F101LFDFB#V0, R5F101LGDFB#V0, R5F101LHDFB#V0, |
| | | | | R5F101LJDFB#V0, R5F101LKDFB#V0, R5F101LLDFB#V0, |
| | | | | R5F101LCDFB#X0, R5F101LDDFB#X0, R5F101LEDFB#X0, |
| | | | | R5F101LFDFB#X0, R5F101LGDFB#X0, R5F101LHDFB#X0, |
| | | | | R5F101LJDFB#X0, R5F101LKDFB#X0, R5F101LLDFB#X0, |
| | O4 sis slastic | Maximate | A | R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0, |
| | 64-pin plastic | Mounted | | R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0, |
| | VFBGA | | | R5F100LJABG#U0 |
| | $(4 \times 4 \text{ mm}, 0.4 \text{ mm})$ | | | R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0, |
| | pitch) | | | R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0, |
| | | | | R5F100LJABG#W0 |
| | | | G | R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0, |
| | | | | R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0, |
| | | | | R5F100LJGBG#U0 |
| | | | | R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0, |
| | | | | R5F100LFGBG#W0, R5F100LGGBG#W0, R5F100LHGBG#W0, |
| | | | | R5F100LJGBG#W0 |
| | | Not | А | R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0, |
| | | | | R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0, |
| | | mounted | | R5F101LJABG#U0 |
| | | | | R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0, |
| | | | | R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0, |
| | | | | R5F101LJABG#W0 |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.9 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)





Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



2.3 DC Characteristics

2.3.1 Pin characteristics

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|--------|---|---|------|------|------------------------|------|
| Output current, high ^{Note 1} | Іон1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $1.6~V \leq EV_{DD0} \leq 5.5~V$ | | | -10.0 Note 2 | mA |
| | | Total of P00 to P04, P07, P32 to P37, | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -55.0 | mA |
| | | P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -10.0 | mA |
| | | $(\text{When duty} \le 70\%^{\text{Note 3}})$ | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$ | | | -5.0 | mA |
| | | | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$ | | | -2.5 | mA |
| | | Total of P05, P06, P10 to P17, P30, P31, | | | | -80.0 | mA |
| | | P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to | $2.7~V \leq EV_{\text{DD0}} < 4.0~V$ | | | -19.0 | mA |
| | | P117, P146, P147 | $1.8~V \leq EV_{\text{DD0}} < 2.7~V$ | | | -10.0 | mA |
| | | (When duty \leq 70% ^{Note 3}) | $1.6~V \leq EV_{\text{DD0}} < 1.8~V$ | | | -5.0 | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | | -135.0 Note 4 | mA |
| | Іон2 | Per pin for P20 to P27, P150 to P156 | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -0.1 ^{Note 2} | mA |
| | | Total of all pins (When duty $\leq 70\%$ ^{Note 3}) | $1.6~V \leq V_{\text{DD}} \leq 5.5~V$ | | | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.

- 2. However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- **4.** The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA.
- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|--------------|-----------------------|------------------------------------|--|--|-------------------------|------|------|---|------|
| Supply | IDD2 | HALT | HS (high- | $f_{IH} = 32 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 V$ | | 0.54 | 1.63 | mA |
| Current Note | Note 2 | mode | speed main) mode ^{Note 7} | | $V_{DD} = 3.0 V$ | | 0.54 | 1.63 | mA |
| | | | | fiH = 24 MHz ^{Note 4} | $V_{DD} = 5.0 V$ | | 0.44 | 1.63 1.63 1.28 1.20 1.00 530 530 640 640 1.00 1.10 0.60 0.67 0.60 0.67 0.60 0.57 0.76 0.57 0.76 1.17 1.380 330 380 0.57 0.76 1.17 1.36 1.97 2.16 3.37 3.56 0.50 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.28 | mA |
| | | | | fin = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.40 | 1.00 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.40 | 1.00 | mA |
| | | | LS (low- | fin = 8 MHz ^{Note 4} | V _{DD} = 3.0 V | | 260 | 530 | μA |
| | | | speed main) mode ^{Note 7} | | V _{DD} = 2.0 V | | 260 | 530 | μA |
| | | | LV (low- | fiH = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 420 | 640 | μA |
| | | | voltage main) mode | | V _{DD} = 2.0 V | | 420 | | μA |
| | | | HS (high- | f _{MX} = 20 MHz ^{Note 3} , | Square wave input | | 0.28 | 1.00 | mA |
| | | | speed main) mode ^{Note 7} | $V_{DD} = 5.0 V$ | Resonator connection | | 0.45 | 1.17 | mA |
| | | | f _{MX} = 20 MHz ^{Note 3} , | Square wave input | | 0.28 | 1.00 | mA | |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.45 | 1.17 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3},$ | Square wave input | | 0.19 | 0.60 | mA |
| | | | | $V_{DD} = 5.0 V$ | Resonator connection | | 0.26 | 0.67 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, | Square wave input | | 0.19 | 0.60 | mA |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 0.26 | 0.67 | mA |
| | | | LS (low- speed main) mode Note 7 | $f_{MX} = 8 MHz^{Note 3}$, | | 95 | 330 | μA | |
| | | | | $V_{DD} = 3.0 V$ | Resonator connection | | 145 | 380 | μA |
| | | | | $f_{MX} = 8 MHz^{Note 3}$, | Square wave input | | 95 | 330 | μA |
| | | | | $V_{DD} = 2.0 V$ | Resonator connection | | 145 | 380 | μA |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.25 | 0.57 | μA |
| | | | clock | $T_A = -40^{\circ}C$ | Resonator connection | | 0.44 | 0.76 | μA |
| | | | operation | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ | Square wave input | | 0.30 | 1.28 1.00 1.00 530 530 640 640 640 1.00 1.17 1.00 1.17 0.60 0.67 0.60 0.67 330 380 330 380 0.57 0.76 0.57 0.76 1.17 1.36 1.97 2.16 3.37 3.56 0.50 | μA |
| | | | | $T_A = +25^{\circ}C$ | Resonator connection | | 0.49 | | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.37 | 1.17 | μA |
| | | | | $T_A = +50^{\circ}C$ | Resonator connection | | 0.56 | 1.36 | μA |
| | | | | fsuв = 32.768 kHz ^{Note 5} | Square wave input | | 0.53 | 1.97 | μA |
| | | | | $T_A = +70^{\circ}C$ | Resonator connection | | 0.72 | 2.16 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.82 | 3.37 | μA |
| | | | | T _A = +85°C | Resonator connection | | 1.01 | 3.56 | μA |
| | DD3 ^{Note 6} | e 6 STOP mode ^{Note 8} | $T_A = -40^{\circ}C$ | | | | 0.18 | 0.50 | μA |
| | | | T _A = +25°C | | | 0.23 | 0.50 | μA | |
| | | | $T_A = +50^{\circ}C$ | | | 0.30 | 1.10 | μA | |
| | | | $T_A = +70^{\circ}C$ | | | 0.46 | 1.90 | μA | |
| | | | T _A = +85°C | | | | 0.75 | 3.30 | μA |

(Notes and Remarks are listed on the next page.)




NoteThe following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $1.8 V \le EV_{DD0} < 2.7 V : MIN. 125 ns$ $1.6 V \le EV_{DD0} < 1.8 V : MIN. 250 ns$

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation



R01DS0131EJ0330 Rev.3.30 Mar 31, 2016



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

| Parameter | Symbol | | | 、 U | h-speed Mode | `` | /-speed Mode | LV (low- main) | -voltage Mode | Unit |
|--|---------------|---|--|----------------|-----------------|-----------------|-----------------|-------------------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkCY1 | tксү1 \geq 2/fclк | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 62.5 | | 250 | | 500 | | ns |
| | | | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 83.3 | | 250 | | 500 | | ns |
| SCKp high-/low-level width | tкнı, tк∟ı | $4.0 V \le EV_{DI}$ | $500 \leq 5.5 \text{ V}$ | tксү1/2 – 7 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | 2.7 V ≤ EV _D | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| SIp setup time (to SCKp [↑]) | tsik1 | $4.0 \ V \le EV_{DI}$ | $00 \leq 5.5 \text{ V}$ | 23 | | 110 | | 110 | | ns |
| Note 1 | | $2.7 \text{ V} \leq EV_{\text{DI}}$ | $00 \leq 5.5 \text{ V}$ | 33 | | 110 | | 110 | | ns |
| Slp hold time (from SCKp↑) ^{Note 2} | tksii | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tĸso1 | C = 20 pF ^{Not} | te 4 | | 10 | | 10 | | 10 | ns |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM numbers (g = 1)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))



| Parameter | Symbol | Conditions | | HS (high main) | • | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---------------------------------|---------------|---|---|-------------------|------|--------------------------|------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t ксү1 | tксү1 ≥ 4/fclk | $\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | 125 | | 500 | | 1000 | | ns |
| | | | $\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | 250 | | 500 | | 1000 | | ns |
| | | | $\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | 500 | | 500 | | 1000 | | ns |
| | | | $\begin{array}{l} 1.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | 1000 | | 1000 | | 1000 | | ns |
| | | | $\begin{array}{l} 1.6 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$ | — | | 1000 | | 1000 | | ns |
| SCKp high-/low-level width | tкнı, tк∟ı | $4.0 V \le EV_{DI}$ | 5.5 V | tксү1/2 – 12 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | tксү1/2 – 18 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | | | tксү1/2 – 38 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DI}}$ | $500 \leq 5.5 \text{ V}$ | tксү1/2 – 50 | | tксү1/2 – 50 | | tксү1/2 – 50 | | ns |
| | | $1.7 \text{ V} \leq \text{EV}_{\text{DI}}$ | $100 \leq 5.5 \text{ V}$ | tксү1/2 – 100 | | tксү1/2 – 100 | | tксү1/2 – 100 | | ns |
| | | $1.6 V \le EV_{DI}$ | $500 \leq 5.5 \text{ V}$ | — | | tксү1/2 – 100 | | tксү1/2 – 100 | | ns |
| SIp setup time | tsik1 | $4.0 V \le EV_{DI}$ | $100 \leq 5.5 \text{ V}$ | 44 | | 110 | | 110 | | ns |
| (to SCKp↑) Note 1 | | $2.7 \text{ V} \leq \text{EV}_{\text{DI}}$ | $00 \leq 5.5 \text{ V}$ | 44 | | 110 | | 110 | | ns |
| | | $2.4 V \le EV_{DI}$ | $0.0 \leq 5.5 \text{ V}$ | 75 | | 110 | | 110 | | ns |
| | | $1.8 V \le EV_{DI}$ | $0.0 \leq 5.5 \text{ V}$ | 110 | | 110 | | 110 | | ns |
| | | $1.7 \text{ V} \leq \text{EV}_{\text{DI}}$ | $0.0 \leq 5.5 \text{ V}$ | 220 | | 220 | | 220 | | ns |
| | | $1.6 \text{ V} \leq \text{EV}_{\text{DI}}$ | 5.5 V | | | 220 | | 220 | | ns |
| SIp hold time | tksi1 | $1.7 \text{ V} \leq \text{EV}_{\text{DI}}$ | 5.5 V | 19 | | 19 | | 19 | | ns |
| (from SCKp \uparrow) Note 2 | | $1.6 \text{ V} \leq \text{EV}_{\text{DI}}$ | 5.5 V | — | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp | tkso1 | $\begin{array}{l} 1.7 \ V \leq EV_{DI} \\ C = 30 \ pF^{\text{Note}} \end{array}$ | | | 25 | | 25 | | 25 | ns |
| output Note 3 | | $1.6 V \le EV_{DI}$ C = 30 pF ^{Note} | | | _ | | 25 | | 25 | ns |

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ($T_4 = -40$ to $+85^{\circ}$ C, 1.6 V \leq EVppa = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVssa = EVssa = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | `` | /-speed Mode | ` | -voltage Mode | Unit |
|----------------------------------|---------|---|-------------------------------------|------|---|-----------------|-------------------------------------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Data setup time (reception) | tsu:dat | $\label{eq:constraint} \begin{array}{l} 2.7~V \leq EV_{\text{DD0}} \leq 5.5~V, \\ C_{\text{b}} = 50~pF,~R_{\text{b}} = 2.7~k\Omega \end{array}$ | 1/fмск + 85 _{Note2} | | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} &= 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{split}$ | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | 1/fмск + 145 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 2.7 \ V, \\ C_{\text{b}} &= 100 \ p\text{F}, \ R_{\text{b}} = 5 \ k\Omega \end{split}$ | 1/fмск + 230 _{Note2} | | 1/f _{MCK} + 230 _{Note2} | | 1/fмск + 230 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{\tiny DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 \mbox{ k}\Omega \end{array}$ | 1/fмск + 290 _{Note2} | | 1/f _{MCK} + 290 _{Note2} | | 1/fмск + 290 _{Note2} | | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 k\Omega \end{array}$ | — | | 1/f _{MCK} + 290 _{Note2} | | 1/fмск + 290 _{Note2} | | ns |
| Data hold time (transmission) | thd:dat | $\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 3 k\Omega \end{array}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | $\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{\tiny b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{\tiny b}} = 5 k\Omega \end{array}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
| | | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
| | | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$ | _ | _ | 0 | 405 | 0 | 405 | ns |

| (5) | During communication at same potential (simplified I ² C mode) (2/2) |
|-----|---|
| | $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ |

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)



2.5.2 Serial interface IICA

(1) I^2C standard mode

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | C | | h-speed Mode | | v-speed Mode | LV (low main) | Unit | | |
|----------------------------------|--------------|--|--|-----------------|------|-----------------|------------------|------|------|-----|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | fscl | Standard | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
| | | mode: fc∟κ≥ 1 MHz | $1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
| | | | $1.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
| | | | $1.6 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ | _ | | 0 | 100 | 0 | 100 | kHz |
| Setup time of restart | tsu:sta | 2.7 V ≤ EV _{DD0} : | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| condition | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| | | $1.7 V \le EV_{DD0}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| | | 1.6 V ≤ EV _{DD0} ≤ | 5.5 V | - | _ | 4.7 | | 4.7 | | μs |
| Hold time ^{Note 1} | thd:sta | $2.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | $1.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | 1.6 V ≤ EV _{DD0} ≤ | ≤ 5.5 V | _ | _ | 4.0 | | 4.0 | | μs |
| Hold time when SCLA0 = | t∟ow | $2.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| "L" | | $1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 4.7 | | 4.7 | | 4.7 | | μs |
| | | $1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 4.7 | | 4.7 | | 4.7 | | μs |
| | | 1.6 V ≤ EV _{DD0} ≤ | ≤ 5.5 V | - | _ | 4.7 | | 4.7 | | μs |
| Hold time when SCLA0 = | tніgн | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 4.0 | | 4.0 | | 4.0 | | μs |
| "H" | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | $1.7 V \le EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | 1.6 V ≤ EV _{DD0} ≤ | ≤5.5 V | - | _ | 4.0 | | 4.0 | | μs |
| Data setup time | tsu:dat | $2.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 250 | | 250 | | 250 | | ns |
| (reception) | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 250 | | 250 | | 250 | | ns |
| | | $1.7 V \le EV_{DD0}$ | ≤ 5.5 V | 250 | | 250 | | 250 | | ns |
| | | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq$ | Ind MHZ 2.7 V ≤ EV000 ≤ 5.5 V 0 100 0 100 0 MHZ 1.8 V ≤ EV000 ≤ 5.5 V 0 100 0 100 0 1.7 V ≤ EV000 ≤ 5.5 V 0 100 0 100 0 EV000 ≤ 5.5 V 4.7 4.7 4.7 4.7 EV000 ≤ 5.5 V 4.0 4.0 4.0 4.0 EV000 ≤ 5.5 V 4.0 4.0 4.0 4.0 EV000 ≤ 5.5 V 4.7 4.7 4.7 4.7 EV000 ≤ 5.5 V 4.0 4.0 4.0 4.0 EV000 ≤ 5.5 V <th4< td=""><td></td><td>ns</td></th4<> | | ns | | | | | |
| Data hold time | thd:dat | $2.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μs |
| (transmission) ^{Note 2} | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μs |
| | | $1.7 V \le EV_{DD0}$ | ≤ 5.5 V | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μs |
| | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le$ | ≤ 5.5 V | - | _ | 0 | 3.45 | 0 | 3.45 | μs |
| Setup time of stop | tsu:sto | $2.7 \text{ V} \leq EV_{\text{DD0}}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| condition | | $1.8 V \le EV_{DD0}$ | ≤ 5.5 V | 4.0 | | 4.0 | | 4.0 | | μs |
| | | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | 4.0 | | 4.0 | | 4.0 | | μs |
| | | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq$ | ≤ 5.5 V | - | | 4.0 | | 4.0 | | μs |
| Bus-free time | t BUF | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| | | $1.8 \text{ V} \leq EV_{\text{DD0}}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| | | $1.7 V \le EV_{DD0}$ | ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μs |
| | | 1.6 V ≤ EV _{DD0} ≤ | ≤ 5.5 V | - | | 4.7 | | 4.7 | | μs |

(Notes, Caution and Remark are listed on the next page.)



(2) I²C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions H | | 、 U | h-speed Mode | `` | v-speed Mode | ` | -voltage Mode | Unit |
|----------------------------------|--------------|---|---|-----|-----------------|------|-----------------|------|------------------|------|
| | | | | | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | fsc∟ | Fast mode: | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| | fc∟κ≥ 3.5 MH | fc∟κ≥ 3.5 MHz | $1.8~V \le EV_{\text{DD0}} \le 5.5~V$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart | tsu:sta | $2.7 V \le EV_{DD0} \le 5.3$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| condition | | $1.8 V \le EV_{DD0} \le 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time ^{Note 1} | thd:sta | $2.7 V \le EV_{DD0} \le 5.3$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| | | $1.8 V \le EV_{DD0} \le 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time when SCLA0 = | t∟ow | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 1.3 | | 1.3 | | 1.3 | | μs |
| "L" | | $1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 1.3 | | 1.3 | | 1.3 | | μs |
| Hold time when SCLA0 = | tніgн | $2.7 V \le EV_{DD0} \le 5.3$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| "H" | | $1.8 V \le EV_{DD0} \le 5.8$ | $1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$ | | | 0.6 | | 0.6 | | μs |
| Data setup time | tsu:dat | $2.7 V \le EV_{DD0} \le 5.3$ | 5 V | 100 | | 100 | | 100 | | μs |
| (reception) | | $1.8~V \le EV_{\text{DD0}} \le 5.3$ | 5 V | 100 | | 100 | | 100 | | μs |
| Data hold time | thd:dat | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| (transmission) ^{Note 2} | | $1.8 V \le EV_{DD0} \le 5.8$ | 5 V | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| Setup time of stop | tsu:sto | $2.7 V \le EV_{DD0} \le 5.3$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| condition | | $1.8 V \le EV_{DD0} \le 5.8$ | 5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Bus-free time | t BUF | $2.7 V \le EV_{DD0} \le 5.8$ | 5 V | 1.3 | | 1.3 | | 1.3 | | μs |
| | | $1.8 V \le EV_{DD0} \le 5.8$ | 1.3 | | 1.3 | | 1.3 | | μS | |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



(3) I²C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = EV_{DD1} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Cor | Conditions H | | h-speed Mode | `` | /-speed Mode | , | -voltage Mode | Unit |
|--|---------|--|--|------|-----------------|------|-----------------|------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | fscL | Fast mode plus: fc∟κ≥ 10 MHz | | | 1000 | _ | | — | | kHz |
| Setup time of restart condition | tsu:sta | $2.7 V \leq EV_{DD0} \leq 5.8$ | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | | _ | | _ | | μS |
| Hold time ^{Note 1} | thd:sta | $2.7 V \le EV_{DD0} \le 5.8$ | $.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | | _ | | _ | | μS |
| Hold time when SCLA0 = "L" | t∟ow | $2.7 V \leq EV_{DD0} \leq 5.8$ | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ | | | _ | | — | | μS |
| Hold time when SCLA0 = "H" | tніgн | $2.7 V \leq EV_{DD0} \leq 5.5$ | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ | | | _ | _ | _ | - | μS |
| Data setup time (reception) | tsu:dat | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.9$ | 5 V | 50 | | _ | _ | _ | _ | μS |
| Data hold time (transmission) ^{Note 2} | thd:dat | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.9$ | 5 V | 0 | 0.45 | _ | _ | _ | _ | μS |
| Setup time of stop condition | tsu:sto | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.9$ | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ | | | _ | _ | _ | _ | μS |
| Bus-free time | tвuғ | $2.7 V \le EV_{DD0} \le 5.8$ | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | | _ | _ | - | _ | μS |


<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$ R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 - Please contact Renesas Electronics sales office for derating of operation under T_A = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to +85°C, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter | Ap | pplication |
|--|--|---|
| | A: Consumer applications, D: Industrial applications | G: Industrial applications |
| Operating ambient temperature | T _A = -40 to +85°C | T _A = -40 to +105°C |
| Operating mode Operating voltage range | $\begin{array}{l} \text{HS (high-speed main) mode:} \\ \text{2.7 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 32 MHz} \\ \text{2.4 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 16 MHz} \\ \text{LS (low-speed main) mode:} \\ \text{1.8 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 8 MHz} \\ \text{LV (low-voltage main) mode:} \\ \text{1.6 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 4 MHz} \end{array}$ | HS (high-speed main) mode only: 2.7 V \leq V _{DD} \leq 5.5 V@1 MHz to 32 MHz 2.4 V \leq V _{DD} \leq 5.5 V@1 MHz to 16 MHz |
| High-speed on-chip oscillator clock accuracy | $\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V \\ \pm 5.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 5.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$ | $\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 2.0\% @ \ T_{A} = +85 \ to \ +105^{\circ}C \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$ |
| Serial array unit | UART CSI: fcLk/2 (supporting 16 Mbps), fcLk/4 Simplified I ² C communication | UART CSI: fcLK/4 Simplified I ² C communication |
| IICA | Normal mode Fast mode Fast mode plus | Normal mode Fast mode |
| Voltage detector | Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels) | Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels) |

(Remark is listed on the next page.)



RL78/G13 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 3.1 to 3.10.

3.1 Absolute Maximum Ratings

| Parameter | Symbols | Conditions | Ratings | Unit |
|------------------------|-----------------|---|---|------|
| Supply voltage | VDD | | –0.5 to +6.5 | V |
| | EVDD0, EVDD1 | EVDD0 = EVDD1 | –0.5 to +6.5 | V |
| | EVsso, EVss1 | EVsso = EVss1 | –0.5 to +0.3 | V |
| REGC pin input voltage | VIREGC | REGC | -0.3 to +2.8 and -0.3 to V_{DD} +0.3 $^{\text{Note 1}}$ | V |
| Input voltage | VI1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, | -0.3 to EV _{DD0} +0.3 | V |
| | | P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | and –0.3 to V_{DD} +0.3 ^{Note 2} | |
| | V _{I2} | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
| | Vı3 | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET | -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| Output voltage | Voi | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | | V |
| | V ₀₂ | P20 to P27, P150 to P156 | -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| Analog input voltage | VAI1 | ANI16 to ANI26 | -0.3 to EV_DD0 +0.3 and -0.3 to AV_{REF}(+) +0.3 $^{\text{Notes 2, 3}}$ | V |
| | Vai2 | ANI0 to ANI14 | -0.3 to V_DD +0.3 and -0.3 to AV_{REF}(+) +0.3^{Notes 2, 3} | V |

Absolute Maximum Ratings (T_A = 25°C) (1/2)

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - **3.** Vss : Reference voltage



- Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is in operation.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- **9.** Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



| (2) | During communication at same potential (CSI mode) (master mode, SCKp internal clock output) |
|-----|--|
| | $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ |

| Parameter | Symbol | l Conditions | | HS (high-spee | d main) Mode | Unit |
|--|--------|--|---|---------------|--------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time | tKCY1 | $t_{KCY1} \geq 4/f_{CLK}$ | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 250 | | ns |
| | | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ | 500 | | ns |
| SCKp high-/low-level width | tкнı, | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | | tксү1/2 – 24 | | ns |
| | tĸ∟1 2 | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | tĸcy1/2 – 36 | | ns |
| | | $2.4 \ V \leq EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | tксү1/2 – 76 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsik1 | $4.0 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 66 | | ns |
| | | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ | | 66 | | ns |
| | | $2.4 \ V \le EV_{DD}$ | $_{0} \leq 5.5 \text{ V}$ | 113 | | ns |
| SIp hold time (from SCKp^) $^{\mbox{Note 2}}$ | tksi1 | | | 38 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 30 pF Note 4 | | | 50 | ns |

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



| Parameter | Symbol | , s | | HS (high-speed main) Mode | |
|-------------------------------|---------|--|-----------------------|------------------------------|-----|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fscL | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | | 400 Note1 | kHz |
| | | $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | | 100 Note1 | kHz |
| | | $C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$ | | | |
| Hold time when SCLr = "L" | tLow | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 1200 | | ns |
| | | $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 4600 | | ns |
| | | $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$ | | | |
| Hold time when SCLr = "H" | tніgн | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 1200 | | ns |
| | | $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 4600 | | ns |
| | | $C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$ | | | |
| Data setup time (reception) | tsu:dat | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 1/fмск + 220 Note2 | | ns |
| | | $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | Note2 | | |
| | | $2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$ | 1/fмск + 580 Note2 | | ns |
| | | $C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$ | Note2 | | |
| Data hold time (transmission) | thd:dat | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 0 | 770 | ns |
| | | $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ | | | |
| | | $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$ | 0 | 1420 | ns |
| | | $C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$ | | | |

(4) During communication at same potential (simplified l²C mode) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

- Notes 1. The value must also be equal to or less than $f_{MCK}/4$.
 - **2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EVpp0 = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | | peed main) ode | Unit |
|---------------------------|--------|--|------|-----------------------|------|
| | | | MIN. | MAX. | |
| SCLr clock frequency | fscL | $\begin{split} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$ | | 400 ^{Note 1} | kHz |
| | | $\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | | 400 ^{Note 1} | kHz |
| | | | | 100 ^{Note 1} | kHz |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | | 100 ^{Note 1} | kHz |
| | | $\label{eq:2.4} \begin{split} 2.4 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$ | | 100 ^{Note 1} | kHz |
| Hold time when SCLr = "L" | t∟ow | $ \begin{split} & 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $ | 1200 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 1200 | | ns |
| | | $\label{eq:loss} \begin{split} & 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ & 2.7 \ V \leq V_b \leq 4.0 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{split}$ | 4600 | | ns |
| | | $\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 4600 | | ns |
| | | $\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$ | 4650 | | ns |
| Hold time when SCLr = "H" | tніgн | | 620 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$ | 500 | | ns |
| | | $\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$ | 2700 | | ns |
| | | $\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$ | 2400 | | ns |
| | | $\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{\text{DD0}} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$ | 1830 | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD | | | | 54 | V/ms |


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 3.4 AC Characteristics.

3.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|----------------------|------|------|------|
| Data retention supply voltage | VDDDR | | 1.44 ^{Note} | | 5.5 | V |

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.






3.10 Timing of Entry to Flash Memory Programming Modes

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|---|------|------|------|------|
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. | | | 100 | ms |
| Time to release the external reset after the TOOL0 pin is set to the low level | tsu | POR and LVD reset must be released before the external reset is released. | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | tно | POR and LVD reset must be released before the external reset is released. | 1 | | | ms |

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

