




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                        |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 34                                                                                                                                                                            |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 20K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 48-LFQFP (7x7)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gjdfb-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101gjdfb-50</a> |

## 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/G13



- Notes**
1. Products only for "A: Consumer applications ( $T_A = -40$  to  $+85^\circ\text{C}$ )", and "G: Industrial applications ( $T_A = -40$  to  $+105^\circ\text{C}$ )"
  2. Products only for "A: Consumer applications ( $T_A = -40$  to  $+85^\circ\text{C}$ )", and "D: Industrial applications ( $T_A = -40$  to  $+85^\circ\text{C}$ )"

(7/12)

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers


(10/12)

| Pin count | Package                                            | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                 |
|-----------|----------------------------------------------------|-------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 80 pins   | 80-pin plastic LQFP<br>(14 × 14 mm, 0.65 mm pitch) | Mounted     | A                             | R5F100MFAFA#V0, R5F100MGFAFA#V0, R5F100MHAFA#V0, R5F100MJFAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0<br>R5F100MFAFA#X0, R5F100MGFAFA#X0, R5F100MHAFA#X0, R5F100MJFAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 |
|           |                                                    |             | D                             | R5F100MFDFA#V0, R5F100MGDFA#V0, R5F100MHDFA#V0, R5F100MJDFA#V0, R5F100MKDFA#V0, R5F100MLDFA#V0<br>R5F100MFDFA#X0, R5F100MGDFA#X0, R5F100MHDFA#X0, R5F100MJDFA#X0, R5F100MKDFA#X0, R5F100MLDFA#X0     |
|           |                                                    |             | G                             | R5F100MFGFA#V0, R5F100MGGFA#V0, R5F100MHGFA#V0, R5F100MJGFA#V0<br>R5F100MFGFA#X0, R5F100MGGFA#X0, R5F100MHGFA#X0, R5F100MJGFA#X0                                                                     |
|           |                                                    | Not mounted | A                             | R5F101MFAFA#V0, R5F101MGFAFA#V0, R5F101MHAFA#V0, R5F101MJFAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0<br>R5F101MFAFA#X0, R5F101MGFAFA#X0, R5F101MHAFA#X0, R5F101MJFAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 |
|           |                                                    |             | D                             | R5F101MFDFA#V0, R5F101MGDFA#V0, R5F101MHDFA#V0, R5F101MJDFA#V0, R5F101MKDFA#V0, R5F101MLDFA#V0<br>R5F101MFDFA#X0, R5F101MGDFA#X0, R5F101MHDFA#X0, R5F101MJDFA#X0, R5F101MKDFA#X0, R5F101MLDFA#X0     |
|           |                                                    |             | G                             | R5F101MFGFA#V0, R5F101MGGFA#V0, R5F101MHGFA#V0, R5F101MJGFA#V0<br>R5F101MFGFA#X0, R5F101MGGFA#X0, R5F101MHGFA#X0, R5F101MJGFA#X0                                                                     |
|           | 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)    | Mounted     | A                             | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0<br>R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0     |
|           |                                                    |             | D                             | R5F100MFDDB#V0, R5F100MGDFB#V0, R5F100MHDDB#V0, R5F100MJDFB#V0, R5F100MKDFB#V0, R5F100MLDFB#V0<br>R5F100MFDDB#X0, R5F100MGDFB#X0, R5F100MHDDB#X0, R5F100MJDFB#X0, R5F100MKDFB#X0, R5F100MLDFB#X0     |
|           |                                                    |             | G                             | R5F100MFGFB#V0, R5F100MGGFB#V0, R5F100MHGFB#V0, R5F100MJGFB#V0<br>R5F100MFGFB#X0, R5F100MGGFB#X0, R5F100MHGFB#X0, R5F100MJGFB#X0                                                                     |
|           |                                                    | Not mounted | A                             | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0<br>R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0     |
|           |                                                    |             | D                             | R5F101MFDDB#V0, R5F101MGDFB#V0, R5F101MHDDB#V0, R5F101MJDFB#V0, R5F101MKDFB#V0, R5F101MLDFB#V0<br>R5F101MFDDB#X0, R5F101MGDFB#X0, R5F101MHDDB#X0, R5F101MJDFB#X0, R5F101MKDFB#X0, R5F101MLDFB#X0     |
|           |                                                    |             | G                             | R5F101MFGFB#V0, R5F101MGGFB#V0, R5F101MHGFB#V0, R5F101MJGFB#V0<br>R5F101MFGFB#X0, R5F101MGGFB#X0, R5F101MHGFB#X0, R5F101MJGFB#X0                                                                     |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.5.3 25-pin products



**Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)**

| Parameter                     | Symbols          | Conditions                       |                                                                                                                                                                                | Ratings     | Unit |
|-------------------------------|------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------|
| Output current, high          | I <sub>OH1</sub> | Per pin                          | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | −40         | mA   |
|                               |                  | Total of all pins<br>−170 mA     | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145                                                                                  | −70         | mA   |
|                               |                  |                                  | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147                                               | −100        | mA   |
|                               | I <sub>OH2</sub> | Per pin                          | P20 to P27, P150 to P156                                                                                                                                                       | −0.5        | mA   |
|                               |                  | Total of all pins                |                                                                                                                                                                                | −2          | mA   |
|                               |                  |                                  |                                                                                                                                                                                |             |      |
| Output current, low           | I <sub>OL1</sub> | Per pin                          | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 40          | mA   |
|                               |                  | Total of all pins<br>170 mA      | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145                                                                                  | 70          | mA   |
|                               |                  |                                  | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147                                               | 100         | mA   |
|                               | I <sub>OL2</sub> | Per pin                          | P20 to P27, P150 to P156                                                                                                                                                       | 1           | mA   |
|                               |                  | Total of all pins                |                                                                                                                                                                                | 5           | mA   |
|                               |                  |                                  |                                                                                                                                                                                |             |      |
| Operating ambient temperature | T <sub>A</sub>   | In normal operation mode         |                                                                                                                                                                                | −40 to +85  | °C   |
|                               |                  | In flash memory programming mode |                                                                                                                                                                                |             |      |
| Storage temperature           | T <sub>stg</sub> |                                  |                                                                                                                                                                                | −65 to +150 | °C   |

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V) (4/5)


| Items                | Symbol           | Conditions                                                                                                                                                                     | MIN.                                                           | TYP.                    | MAX. | Unit |
|----------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------|------|------|
| Output voltage, high | V <sub>OH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10.0 mA | E <sub>VDD0</sub> - 1.5 |      | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA  | E <sub>VDD0</sub> - 0.7 |      | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -2.0 mA  | E <sub>VDD0</sub> - 0.6 |      | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OH1</sub> = -1.0 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      | V <sub>OH2</sub> | P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA    | V <sub>DD</sub> - 0.5   |      | V    |
| Output voltage, low  | V <sub>OL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA    |                         | 1.3  | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA   |                         | 0.7  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA   |                         | 0.6  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL1</sub> = 0.3 mA   |                         | 0.4  | V    |
|                      | V <sub>OL2</sub> | P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA     |                         | 0.4  | V    |
|                      | V <sub>OL3</sub> | P60 to P63                                                                                                                                                                     | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA  |                         | 2.0  | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL3</sub> = 1.0 mA   |                         | 0.4  | V    |

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

| Parameter                       | Symbol | Conditions                                                                                              | HS (high-speed main) Mode |                                       | LS (low-speed main) Mode |                                       | LV (low-voltage main) Mode |                     | Unit |
|---------------------------------|--------|---------------------------------------------------------------------------------------------------------|---------------------------|---------------------------------------|--------------------------|---------------------------------------|----------------------------|---------------------|------|
|                                 |        |                                                                                                         | MIN.                      | MAX.                                  | MIN.                     | MAX.                                  | MIN.                       | MAX.                |      |
| Transfer rate <sup>Note 1</sup> |        | 2.4 V ≤ E <sub>VDD0</sub> ≤ 5.5 V                                                                       |                           | f <sub>MCK</sub> /6 <sup>Note 2</sup> |                          | f <sub>MCK</sub> /6                   |                            | f <sub>MCK</sub> /6 | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 3</sup> |                           | 5.3                                   |                          | 1.3                                   |                            | 0.6                 | Mbps |
|                                 |        | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V                                                                       |                           | f <sub>MCK</sub> /6 <sup>Note 2</sup> |                          | f <sub>MCK</sub> /6                   |                            | f <sub>MCK</sub> /6 | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 3</sup> |                           | 5.3                                   |                          | 1.3                                   |                            | 0.6                 | Mbps |
|                                 |        | 1.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V                                                                       |                           | f <sub>MCK</sub> /6 <sup>Note 2</sup> |                          | f <sub>MCK</sub> /6 <sup>Note 2</sup> |                            | f <sub>MCK</sub> /6 | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 3</sup> |                           | 5.3                                   |                          | 1.3                                   |                            | 0.6                 | Mbps |
|                                 |        | 1.6 V ≤ E <sub>VDD0</sub> ≤ 5.5 V                                                                       | —                         |                                       |                          | f <sub>MCK</sub> /6 <sup>Note 2</sup> |                            | f <sub>MCK</sub> /6 | bps  |
|                                 |        | Theoretical value of the maximum transfer rate<br>f <sub>MCK</sub> = f <sub>CLK</sub> <sup>Note 3</sup> | —                         |                                       |                          | 1.3                                   |                            | 0.6                 | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

**2.** The following conditions are required for low voltage interface when E<sub>VDD0</sub> < V<sub>DD</sub>.

2.4 V ≤ E<sub>VDD0</sub> < 2.7 V : MAX. 2.6 Mbps

1.8 V ≤ E<sub>VDD0</sub> < 2.4 V : MAX. 1.3 Mbps

1.6 V ≤ E<sub>VDD0</sub> < 1.8 V : MAX. 0.6 Mbps

**3.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:

HS (high-speed main) mode: 32 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)

16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V)

LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V)

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



(5) During communication at same potential (simplified I<sup>2</sup>C mode) (2/2)(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                     | Symbol              | Conditions                                                                            | HS (high-speed main) Mode            |      | LS (low-speed main) Mode             |      | LV (low-voltage main) Mode           |      | Unit |
|-------------------------------|---------------------|---------------------------------------------------------------------------------------|--------------------------------------|------|--------------------------------------|------|--------------------------------------|------|------|
|                               |                     |                                                                                       | MIN.                                 | MAX. | MIN.                                 | MAX. | MIN.                                 | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 1/f <sub>MCK</sub><br>+ 85<br>Note2  |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 145<br>Note2 |      | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 230<br>Note2 |      | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | 1/f <sub>MCK</sub><br>+ 290<br>Note2 |      | ns   |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 0                                    | 305  | 0                                    | 305  | 0                                    | 305  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 0                                    | 355  | 0                                    | 355  | 0                                    | 355  | ns   |
|                               |                     | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                                    | 405  | 0                                    | 405  | 0                                    | 405  | ns   |
|                               |                     | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                                    |      | 0                                    | 405  | 0                                    | 405  | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**  
**(3/3)**

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


| Parameter                                                | Symbol            | Conditions                                                                                                                                  | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|----------------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                                          |                   |                                                                                                                                             | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↓) <sup>Note 1</sup>           | t <sub>SIK1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 44                        |      | 110                      |      | 110                        |      | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 44                        |      | 110                      |      | 110                        |      | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 110                       |      | 110                      |      | 110                        |      | ns   |
| Slp hold time<br>(from SCKp↓) <sup>Note 1</sup>          | t <sub>KSH1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 19                        |      | 19                       |      | 19                         |      | ns   |
| Delay time from SCKp↑<br>to SOp output <sup>Note 1</sup> | t <sub>KSO1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                    |                           | 25   |                          | 25   |                            | 25   | ns   |
|                                                          |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                    |                           | 25   |                          | 25   |                            | 25   | ns   |
|                                                          |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                           | 25   |                          | 25   |                            | 25   | ns   |

- Notes**
1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.
  2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.


**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
  2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/2)

| Parameter                         | Symbol            | Conditions                                                                             |                                    | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-----------------------------------|-------------------|----------------------------------------------------------------------------------------|------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                   |                   |                                                                                        |                                    | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time <sup>Note 1</sup> | t <sub>KCY2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                   | 24 MHz < f <sub>MCK</sub>          | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 20 MHz  | 10/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                   | 24 MHz < f <sub>MCK</sub>          | 20/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 16/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> | 24 MHz < f <sub>MCK</sub>          | 48/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 36/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 32/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 26/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 16/<br>f <sub>MCK</sub>   |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 10/<br>f <sub>MCK</sub>   |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

**(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)****(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)**

| Parameter                                                   | Symbol                                 | Conditions                                                                                                                                  | HS (high-speed main) Mode    |                             | LS (low-speed main) Mode     |                             | LV (low-voltage main) Mode   |                             | Unit |
|-------------------------------------------------------------|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------|
|                                                             |                                        |                                                                                                                                             | MIN.                         | MAX.                        | MIN.                         | MAX.                        | MIN.                         | MAX.                        |      |
| SCKp high-/low-level width                                  | t <sub>KH2</sub> ,<br>t <sub>KL2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                                                        | t <sub>KCY2</sub> /2<br>- 12 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                                                        | t <sub>KCY2</sub> /2<br>- 18 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>                                                      | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | t <sub>KCY2</sub> /2<br>- 50 |                             | ns   |
| Slp setup time<br>(to SCKp↑) <sup>Note 3</sup>              | t <sub>SIK2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                                                        | 1/f <sub>MCK</sub><br>+ 20   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                                                        | 1/f <sub>MCK</sub><br>+ 20   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>                                                      | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | 1/f <sub>MCK</sub><br>+ 30   |                             | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note 4</sup>             | t <sub>KS12</sub>                      |                                                                                                                                             | 1/f <sub>MCK</sub> +<br>31   |                             | 1/f <sub>MCK</sub><br>+ 31   |                             | 1/f <sub>MCK</sub><br>+ 31   |                             | ns   |
| Delay time from<br>SCKp↓ to SOp output<br><sup>Note 5</sup> | t <sub>KSO2</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                       |                              | 2/f <sub>MCK</sub><br>+ 120 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |
|                                                             |                                        | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                       |                              | 2/f <sub>MCK</sub><br>+ 214 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |
|                                                             |                                        | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 |                              | 2/f <sub>MCK</sub><br>+ 573 | ns   |

**Notes** 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## 2.6.4 LVD circuit characteristics

**LVD Detection Voltage of Reset Mode and Interrupt Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter            |                      | Symbol             | Conditions             | MIN. | TYP. | MAX. | Unit |
|----------------------|----------------------|--------------------|------------------------|------|------|------|------|
| Detection voltage    | Supply voltage level | V <sub>LVD0</sub>  | Power supply rise time | 3.98 | 4.06 | 4.14 | V    |
|                      |                      |                    | Power supply fall time | 3.90 | 3.98 | 4.06 | V    |
|                      |                      | V <sub>LVD1</sub>  | Power supply rise time | 3.68 | 3.75 | 3.82 | V    |
|                      |                      |                    | Power supply fall time | 3.60 | 3.67 | 3.74 | V    |
|                      |                      | V <sub>LVD2</sub>  | Power supply rise time | 3.07 | 3.13 | 3.19 | V    |
|                      |                      |                    | Power supply fall time | 3.00 | 3.06 | 3.12 | V    |
|                      |                      | V <sub>LVD3</sub>  | Power supply rise time | 2.96 | 3.02 | 3.08 | V    |
|                      |                      |                    | Power supply fall time | 2.90 | 2.96 | 3.02 | V    |
|                      |                      | V <sub>LVD4</sub>  | Power supply rise time | 2.86 | 2.92 | 2.97 | V    |
|                      |                      |                    | Power supply fall time | 2.80 | 2.86 | 2.91 | V    |
|                      |                      | V <sub>LVD5</sub>  | Power supply rise time | 2.76 | 2.81 | 2.87 | V    |
|                      |                      |                    | Power supply fall time | 2.70 | 2.75 | 2.81 | V    |
|                      |                      | V <sub>LVD6</sub>  | Power supply rise time | 2.66 | 2.71 | 2.76 | V    |
|                      |                      |                    | Power supply fall time | 2.60 | 2.65 | 2.70 | V    |
|                      |                      | V <sub>LVD7</sub>  | Power supply rise time | 2.56 | 2.61 | 2.66 | V    |
|                      |                      |                    | Power supply fall time | 2.50 | 2.55 | 2.60 | V    |
|                      |                      | V <sub>LVD8</sub>  | Power supply rise time | 2.45 | 2.50 | 2.55 | V    |
|                      |                      |                    | Power supply fall time | 2.40 | 2.45 | 2.50 | V    |
|                      |                      | V <sub>LVD9</sub>  | Power supply rise time | 2.05 | 2.09 | 2.13 | V    |
|                      |                      |                    | Power supply fall time | 2.00 | 2.04 | 2.08 | V    |
|                      |                      | V <sub>LVD10</sub> | Power supply rise time | 1.94 | 1.98 | 2.02 | V    |
|                      |                      |                    | Power supply fall time | 1.90 | 1.94 | 1.98 | V    |
|                      |                      | V <sub>LVD11</sub> | Power supply rise time | 1.84 | 1.88 | 1.91 | V    |
|                      |                      |                    | Power supply fall time | 1.80 | 1.84 | 1.87 | V    |
|                      |                      | V <sub>LVD12</sub> | Power supply rise time | 1.74 | 1.77 | 1.81 | V    |
|                      |                      |                    | Power supply fall time | 1.70 | 1.73 | 1.77 | V    |
|                      |                      | V <sub>LVD13</sub> | Power supply rise time | 1.64 | 1.67 | 1.70 | V    |
|                      |                      |                    | Power supply fall time | 1.60 | 1.63 | 1.66 | V    |
| Minimum pulse width  |                      | t <sub>LW</sub>    |                        | 300  |      |      | μs   |
| Detection delay time |                      |                    |                        |      |      | 300  | μs   |

**( $T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ ) (5/5)**

| Items                       | Symbol            | Conditions                                                                                                                                                               | MIN.                                               | TYP.                                  | MAX. | Unit |     |    |
|-----------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|---------------------------------------|------|------|-----|----|
| Input leakage current, high | I <sub>LH1</sub>  | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | V <sub>I</sub> = EV <sub>DD0</sub>                 |                                       | 1    | μA   |     |    |
|                             | I <sub>LH2</sub>  | P20 to P27, P137, P150 to P156, RESET                                                                                                                                    | V <sub>I</sub> = V <sub>DD</sub>                   |                                       | 1    | μA   |     |    |
|                             | I <sub>LH3</sub>  | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)                                                                                                                           | V <sub>I</sub> = V <sub>DD</sub>                   | In input port or external clock input | 1    | μA   |     |    |
|                             |                   |                                                                                                                                                                          |                                                    | In resonator connection               | 10   | μA   |     |    |
| Input leakage current, low  | I <sub>LIL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | V <sub>I</sub> = EV <sub>SS0</sub>                 |                                       | −1   | μA   |     |    |
|                             | I <sub>LIL2</sub> | P20 to P27, P137, P150 to P156, RESET                                                                                                                                    | V <sub>I</sub> = V <sub>SS</sub>                   |                                       | −1   | μA   |     |    |
|                             | I <sub>LIL3</sub> | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)                                                                                                                           | V <sub>I</sub> = V <sub>SS</sub>                   | In input port or external clock input | −1   | μA   |     |    |
|                             |                   |                                                                                                                                                                          |                                                    | In resonator connection               | −10  | μA   |     |    |
| On-chip pll-up resistance   | R <sub>U</sub>    | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | V <sub>I</sub> = EV <sub>SS0</sub> , In input port |                                       | 10   | 20   | 100 | kΩ |

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**(3) Peripheral Functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter                                      | Symbol                     | Conditions                       |                                                                                                    | MIN. | TYP. | MAX.  | Unit          |
|------------------------------------------------|----------------------------|----------------------------------|----------------------------------------------------------------------------------------------------|------|------|-------|---------------|
| Low-speed on-chip oscillator operating current | $I_{FIL}$<br>Note 1        |                                  |                                                                                                    |      | 0.20 |       | $\mu\text{A}$ |
| RTC operating current                          | $I_{RTC}$<br>Notes 1, 2, 3 |                                  |                                                                                                    |      | 0.02 |       | $\mu\text{A}$ |
| 12-bit interval timer operating current        | $I_{IT}$<br>Notes 1, 2, 4  |                                  |                                                                                                    |      | 0.02 |       | $\mu\text{A}$ |
| Watchdog timer operating current               | $I_{WDT}$<br>Notes 1, 2, 5 | $f_{IL} = 15\text{ kHz}$         |                                                                                                    |      | 0.22 |       | $\mu\text{A}$ |
| A/D converter operating current                | $I_{ADC}$<br>Notes 1, 6    | When conversion at maximum speed | Normal mode, $AV_{REFP} = V_{DD} = 5.0\text{ V}$                                                   |      | 1.3  | 1.7   | $\text{mA}$   |
|                                                |                            |                                  | Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$                                              |      | 0.5  | 0.7   | $\text{mA}$   |
| A/D converter reference voltage current        | $I_{ADREF}$<br>Note 1      |                                  |                                                                                                    |      | 75.0 |       | $\mu\text{A}$ |
| Temperature sensor operating current           | $I_{TMPS}$<br>Note 1       |                                  |                                                                                                    |      | 75.0 |       | $\mu\text{A}$ |
| LVD operating current                          | $I_{LVD}$<br>Notes 1, 7    |                                  |                                                                                                    |      | 0.08 |       | $\mu\text{A}$ |
| Self programming operating current             | $I_{FSP}$<br>Notes 1, 9    |                                  |                                                                                                    |      | 2.50 | 12.20 | $\text{mA}$   |
| BGO operating current                          | $I_{BGO}$<br>Notes 1, 8    |                                  |                                                                                                    |      | 2.50 | 12.20 | $\text{mA}$   |
| SNOOZE operating current                       | $I_{SNOZ}$<br>Note 1       | ADC operation                    | The mode is performed <sup>Note 10</sup>                                                           |      | 0.50 | 1.10  | $\text{mA}$   |
|                                                |                            |                                  | The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$ |      | 1.20 | 2.04  | $\text{mA}$   |
|                                                |                            | CSI/UART operation               |                                                                                                    |      | 0.70 | 1.54  | $\text{mA}$   |

**Notes** 1. Current flowing to the  $V_{DD}$ .

2. When high speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{RTC}$ , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.  $I_{DD2}$  subsystem clock operation includes the operational current of the real-time clock.4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{IT}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer operates.



**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions |                                                                                                   | HS (high-speed main) Mode |                                   | Unit |
|---------------|--------|------------|---------------------------------------------------------------------------------------------------|---------------------------|-----------------------------------|------|
|               |        |            |                                                                                                   | MIN.                      | MAX.                              |      |
| Transfer rate |        | Reception  | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$     |                           | $f_{MCK}/12$ <sup>Note 1</sup>    | bps  |
|               |        |            | Theoretical value of the maximum transfer rate<br>$f_{CLK} = 32\text{ MHz}$ , $f_{MCK} = f_{CLK}$ |                           | 2.6                               | Mbps |
|               |        |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$        |                           | $f_{MCK}/12$ <sup>Note 1</sup>    | bps  |
|               |        |            | Theoretical value of the maximum transfer rate<br>$f_{CLK} = 32\text{ MHz}$ , $f_{MCK} = f_{CLK}$ |                           | 2.6                               | Mbps |
|               |        |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$        |                           | $f_{MCK}/12$ <sup>Notes 1,2</sup> | bps  |
|               |        |            | Theoretical value of the maximum transfer rate<br>$f_{CLK} = 32\text{ MHz}$ , $f_{MCK} = f_{CLK}$ |                           | 2.6                               | Mbps |

**Notes 1.** Transfer rate in the SNOOZE mode is 4800 bps only.


- 2.** The following conditions are required for low voltage interface when  $EV_{DD0} < V_{DD}$ .  
 $2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$  : MAX. 1.3 Mbps

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**Remarks 1.**  $V_b[V]$ : Communication line voltage**2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)**3.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**UART mode bit width (during communication at different potential) (reference)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage
  2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
  4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

- (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) =  $AV_{REFM}/ANI1$  (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (–) =  $AV_{REFM}$ <sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

| Parameter                                      | Symbol          | Conditions       |                                              | MIN. | TYP. | MAX.                        | Unit          |
|------------------------------------------------|-----------------|------------------|----------------------------------------------|------|------|-----------------------------|---------------|
| Resolution                                     | RES             |                  |                                              | 8    |      |                             | bit           |
| Conversion time                                | $t_{CONV}$      | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17   |      | 39                          | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub> | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 0.60$                  | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE             | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 2.0$                   | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE             | 8-bit resolution | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 1.0$                   | LSB           |
| Analog input voltage                           | $V_{AIN}$       |                  |                                              | 0    |      | $V_{BGR}$ <sup>Note 3</sup> | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) =  $AV_{REFM}$ .

### 3.6.2 Temperature sensor/internal reference voltage characteristics


( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)

| Parameter                         | Symbol       | Conditions                                            | MIN. | TYP. | MAX. | Unit                 |
|-----------------------------------|--------------|-------------------------------------------------------|------|------|------|----------------------|
| Temperature sensor output voltage | $V_{TMPS25}$ | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ |      | 1.05 |      | V                    |
| Internal reference voltage        | $V_{BGR}$    | Setting ADS register = 81H                            | 1.38 | 1.45 | 1.5  | V                    |
| Temperature coefficient           | $F_{VTMPS}$  | Temperature sensor that depends on the temperature    |      | –3.6 |      | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | $t_{AMP}$    |                                                       | 5    |      |      | $\mu\text{s}$        |




## 4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP  
 R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP  
 R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP  
 R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP  
 R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP30-0300-0.65 | PLSP0030JB-B | S30MC-65-5A4-3 | 0.18            |



detail of lead end

**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS                            |
|------|----------------------------------------|
| A    | 9.85±0.15                              |
| B    | 0.45 MAX.                              |
| C    | 0.65 (T.P.)                            |
| D    | 0.24 <sup>+0.08</sup> <sub>-0.07</sub> |
| E    | 0.1±0.05                               |
| F    | 1.3±0.1                                |
| G    | 1.2                                    |
| H    | 8.1±0.2                                |
| I    | 6.1±0.2                                |
| J    | 1.0±0.2                                |
| K    | 0.17±0.03                              |
| L    | 0.5                                    |
| M    | 0.13                                   |
| N    | 0.10                                   |
| P    | 3° <sup>+5°</sup> <sub>-3°</sub>       |
| T    | 0.25                                   |
| U    | 0.6±0.15                               |

## 4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,  
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB  
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,  
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB  
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,  
 R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB  
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,  
 R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB  
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,  
 R5F100GHGFB, R5F100GJGFB

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16            |

