



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101jcafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flash	Data	RAM			RL78	/G13		
ROM	flash		20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128	8 KB	12	_	_	_	R5F100AG	R5F100BG	R5F100CG
KB	-	KB	_	_	_	R5F101AG	R5F101BG	R5F101CG
96	8 KB	8 KB	-	-	-	R5F100AF	R5F100BF	R5F100CF
KB	-		_	_	-	R5F101AF	R5F101BF	R5F101CF
64	4 KB	4 KB	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
KB	-	Note	R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
KB	_		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
KB	-		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
KB	_		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

O ROM, RAM capacities

		1								1
Flash	Data	RAM				RL78	3/G13			
ROM	flash		40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512	8 KB	32 KB	_	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
KB	_	Note	-	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384	8 KB	24 KB	_	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
KB	-		-	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256	8 KB	20 KB	-	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
KB	-	Note	-	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
KB	1		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	_
KB	-		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	-
96	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	-
KB	-		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	-
64	4 KB	4 KB	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	-	-	-
KB	-	Note	R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	-	-	-
48	4 KB	3 KB ^{Note}	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	-	-	_
KB	_		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	-	-	-
32	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	-	_	_
KB	_	1	R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	-	-	-
16	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	-	-	-	-	-
KB	-		R5F101EA	R5F101FA	R5F101GA	-	-	-	_	-

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address FAF00H Start address F7F00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



Table 1-1.	List of Ordering Part Numbers
------------	-------------------------------

				(4/12)
Pin count	Package	Data flash	Fields of Application	Ordering Part Number
44 pins	44-pin plastic LQFP	Mounted	А	R5F100FAAFP#V0, R5F100FCAFP#V0, R5F100FDAFP#V0,
	(10 $ imes$ 10 mm, 0.8 mm			R5F100FEAFP#V0, R5F100FFAFP#V0, R5F100FGAFP#V0,
	pitch)			R5F100FHAFP#V0, R5F100FJAFP#V0, R5F100FKAFP#V0,
				R5F100FLAFP#V0
				R5F100FAAFP#X0, R5F100FCAFP#X0, R5F100FDAFP#X0,
				R5F100FEAFP#X0, R5F100FFAFP#X0, R5F100FGAFP#X0,
				R5F100FHAFP#X0, R5F100FJAFP#X0, R5F100FKAFP#X0,
				R5F100FLAFP#X0
			D	R5F100FADFP#V0, R5F100FCDFP#V0, R5F100FDDFP#V0,
				R5F100FEDFP#V0, R5F100FFDFP#V0, R5F100FGDFP#V0,
				R5F100FHDFP#V0, R5F100FJDFP#V0, R5F100FKDFP#V0,
				R5F100FLDFP#V0
				R5F100FADFP#X0, R5F100FCDFP#X0, R5F100FDDFP#X0,
				R5F100FEDFP#X0, R5F100FFDFP#X0, R5F100FGDFP#X0,
				R5F100FHDFP#X0, R5F100FJDFP#X0, R5F100FKDFP#X0,
				R5F100FLDFP#X0
			G	R5F100FAGFP#V0, R5F100FCGFP#V0, R5F100FDGFP#V0,
				R5F100FEGFP#V0, R5F100FFGFP#V0, R5F100FGGFP#V0,
				R5F100FHGFP#V0, R5F100FJGFP#V0
				R5F100FAGFP#X0, R5F100FCGFP#X0, R5F100FDGFP#X0,
				R5F100FEGFP#X0, R5F100FFGFP#X0, R5F100FGGFP#X0,
				R5F100FHGFP#X0, R5F100FJGFP#X0
		Not	А	R5F101FAAFP#V0, R5F101FCAFP#V0, R5F101FDAFP#V0,
		mounted		R5F101FEAFP#V0, R5F101FFAFP#V0, R5F101FGAFP#V0,
				R5F101FHAFP#V0, R5F101FJAFP#V0, R5F101FKAFP#V0,
				R5F101FLAFP#V0
				R5F101FAAFP#X0, R5F101FCAFP#X0, R5F101FDAFP#X0,
				R5F101FEAFP#X0, R5F101FFAFP#X0, R5F101FGAFP#X0,
				R5F101FHAFP#X0, R5F101FJAFP#X0, R5F101FKAFP#X0,
				R5F101FLAFP#X0
			D	R5F101FADFP#V0, R5F101FCDFP#V0, R5F101FDDFP#V0,
				R5F101FEDFP#V0, R5F101FFDFP#V0, R5F101FGDFP#V0,
				R5F101FHDFP#V0, R5F101FJDFP#V0, R5F101FKDFP#V0,
				R5F101FLDFP#V0
				R5F101FADFP#X0, R5F101FCDFP#X0, R5F101FDDFP#X0,
				R5F101FEDFP#X0, R5F101FFDFP#X0, R5F101FGDFP#X0,
				R5F101FHDFP#X0, R5F101FJDFP#X0, R5F101FKDFP#X0,
				R5F101FLDFP#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




	1	-1	1	(7/12)
Pin count	Package	Data flash	Fields of Application	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0,
	mm, 0.65 mm			R5F100JJAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0
	pitch)			R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0,
				R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0,
				R5F100JJAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0
			D	R5F100JCDFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0,
				R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0,
				R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0
				R5F100JCDFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0,
				R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0,
				R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0
			G	R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0,
				R5F100JFGFA#V0,R5F100JGGFA#V0,R5F100JHGFA#V0,
				R5F100JJGFA#V0
				R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0,
				R5F100JFGFA#X0,R5F100JGGFA#X0, R5F100JHGFA#X0,
				R5F100JJGFA#X0
		Not	А	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0,
		mounted		R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0,
				R5F101JJAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0
				R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0,
				R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0,
				R5F101JJAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0
			D	R5F101JCDFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0,
				R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0,
				R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0
				R5F101JCDFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0,
				R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0,
				R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.5.10 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
- 4. When setting to PIOR = 1

			(2/2) 20-pin 24-pin 25-pin 30-pin 32-pin 36-pir										
Ite	m	20-	pin	24-	pin	25-	pin	30-	pin	32-	-pin	36	-pin
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	
Clock output/buzze	er output	-	- 1 1 2 2 2										
						, 1.25 Mł) MHz op		ИHz, 5 M	Hz, 10 I	ИНz			
8/10-bit resolution	6 chanr	nels	6 chanı	nels	6 chanr	nels	8 chanr	nels	8 chanı	nels	8 chan	nels	
Serial interface	 CSI: CSI: [30-pin, CSI: CSI: CSI: (36-pin) CSI: CSI: CSI: CSI: 	 [20-pin, 24-pin, 25-pin products] CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel [30-pin, 32-pin products] CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel [36-pin products] CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel CSI: 1 channel/simplified I²C: 2 channel/UART: 1 channel CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel 1 channel 1 channel 1 channel 											
Multiplier and divid	I ² C bus ler/multiply-		_	1 chani	nel	1	nel	1 chanı	nel	1 chanı	nel	1 chan	nel
accumulator		 16 bits 32 bits 16 bits 	– s × 16 b s ÷ 32 b s × 16 b	1 chanı its = 32 k its = 32 k	nel bits (Uns bits (Uns	1 chanr signed or	nel signed)	1		1 chanı	nel	1 chan	nel
accumulator DMA controller	ler/multiply-	 16 bit 32 bit 16 bit 2 channel 	- s × 16 b s ÷ 32 b s × 16 b nels	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o	r signed)	1	I			
accumulator	ler/multiply-	 16 bit 32 bit 16 bit 2 chann 	- s × 16 b s ÷ 32 b s × 16 b nels 3	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32 24	1 chann signed or signed) bits (Uns	nel signed) signed o 24	or signed)	27		27		27
accumulator DMA controller Vectored interrupt	ler/multiply-	 16 bit 32 bit 16 bit 2 chann 	- s × 16 b s ÷ 32 b s × 16 b nels	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o 24 5	or signed)	1				
accumulator DMA controller Vectored interrupt sources	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 chann 2 chann 9 Rese 9 Intern 9 Intern	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its + 32 b SET pin by watc by volta by volta by volta by RAM	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann iigned or iigned) bits (Uns 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	nel signed o 24 5	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt	ler/multiply-	16 bit: 32 bit: 16 bit: 2 chann 2 chann 2 Rese Interr Interr Interr Interr Interr Interr Interr Interr Interr Powe	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 t its = 32 t its + 32 t its + 32 t 2 SET pin by watc by powe by volta t by illega by RAM t by illega	hel bits (Uns bits (Uns bits = 32 24 5 5 4 4 5 5 9 9 9 9 9 9 9 9 9 9 9 9 9	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.)	nel signed o 24 5	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset	ler/multiply-	16 bit: 32 bit: 16 bit: 2 chann 2 chann 2 Rese Interr Interr Interr Interr Interr Interr Interr Interr Interr Powe	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.)	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 4 chann <	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7	1 chann signed or signed) bits (Uns bits (Uns can be channed) bits (Uns can be channed) can be channed can be channed of comparison	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 4 chann 4 chann 5 chann 6 chann 7 chann <	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 4 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann igned or igned) bits (Unstantional bits (Unstantional 2 2 	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur Power supply volta	Internal External cuit age	 16 bit. 32 bit. 16 bit. 2 chann 4 chann 5 chann 7 chann <	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$	1 chann its = 32 t its = 32 t its = 32 t its + 32 t 2 SET pin t by watc by volta t by illega by RAM t by illega set: 1 reset: 1 f v ($T_a = -$ V ($T_a = -$	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (1 l.50 V (1 l.63 V to l.63 V to -40 to +1 40 to +1	1 chann igned or igned) bits (Unstantional bits (Unstantional constantional	tel signed o 24 5 cution [№] s	r signed)	27 6		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur	Internal External cuit age	• 16 bit • 16 bit • 16 bit 2 chann 2 chann 1 chann 1 nterr 1 nterr	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$ $s \times 1$	1 channel its = 32 t its = 32 t its = 32 t its = 32 t its + 32 t its + 32 t SET pin by watc by power by volta by illegat by illegat set: 1 it 1	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (T l.50 V (T l.67 V to l.63 V to -40 to +1 r40 to +1 nsumer	1 chann igned or igned) bits (Un: 2 2 her set ctor ry access rry - ry - (YP.) 0 4.06 V (0 3.98 V (B5°C)	nel signed o 24 5 cution ^{№t} s 14 stage 14 stage 14 stage	r signed)	27 6		27		27

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -10.0 mA	EV _{DD0} - 1.5			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD0} - 0.7			V
P140 to P147 VoH2 P20 to P27, P150 to P15			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD0} - 0.6			V
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV _{DD0} - 0.5			V
			$eq:logical_lo$	EV _{DD0} - 0.5			V
	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	V _{DD} - 0.5			V	
Output voltage, low	Vol1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array}$			1.3	V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$eq:local_$			0.4	V
			$eq:local_$			0.4	V
	Vol2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ \text{mA} \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ lol3 = 1.0 mA			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol	Conditions		HS (hig	h-speed Mode	LS (low main)		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tксү1 ≥ 4/fc∟к	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \end{array}$	1150		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DI}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$	4.0 V,	tксү1/2 – 75		tксү1/2 – 75		tксү1/2 – 75		ns
		$C_b = 30 \text{ pF},$ 2.7 V $\leq EV_{DI}$ 2.3 V $\leq V_b \leq$ $C_b = 30 \text{ pF},$	₂₀ < 4.0 V, 2.7 V,	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$1.8 V \le EV_{DI}$ $1.6 V \le V_b \le C_b = 30 \text{ pF},$	2.0 V ^{Note} ,	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
SCKp low-level width	tĸ∟ı	$4.0 \text{ V} \leq \text{EV}_{\text{DI}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 30 \text{ pF},$	∞ ≤ 5.5 V, 4.0 V,	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DI} \\ 2.3 \ V \leq V_b \leq \end{array}$	₀₀ < 4.0 V, 2.7 V,	tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$\label{eq:cb} \begin{split} &C_{\rm b} = 30 \ p F, \\ &1.8 \ V \leq E V_{\rm DI} \\ &1.6 \ V \leq V_{\rm b} \leq \\ &C_{\rm b} = 30 \ p F, \end{split}$	⁰⁰ < 3.3 V, 2.0 V ^{Note} ,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


Note Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)



CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



(2) I²C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟κ≥ 3.5 MHz	$1.8~V \le EV_{\text{DD0}} \le 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Hold time ^{Note 1}	thd:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Hold time when SCLA0 =	t∟ow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		1.3		1.3		1.3		μs
"L"		$1.8 V \le EV_{DD0} \le 5.8$	1.3		1.3		1.3		μs	
Hold time when SCLA0 =	tніgн	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
"H"		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	100		100		100		μs
(reception)		$1.8~V \le EV_{\text{DD0}} \le 5.3$	5 V	100		100		100		μs
Data hold time	thd:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0	0.9	0	0.9	0	0.9	μs
(transmission) ^{Note 2}		$1.8 V \le EV_{DD0} \le 5.3$	5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7 \text{ V} \le EV_{\text{DD0}} \le 5.3$	5 V	0.6		0.6		0.6		μs
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Bus-free time	t BUF	$2.7 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μs
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating	HS (high- speed main) mode ^{Note 5}	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic	$V_{DD} = 5.0 V$		2.3		mA
		mode			operatio n	V _{DD} = 3.0 V		2.3		mA
					Normal	$V_{DD} = 5.0 V$		5.2	9.2	mA
					operatio n	VDD = 3.0 V		5.2	9.2	mA
				$f_{IH} = 24 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 5.0 V$		4.1	7.0	mA
					operatio n	VDD = 3.0 V		4.1	7.0	mA
				fi⊣ = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		3.0	5.0	mA
					operatio n	$V_{DD} = 3.0 V$		3.0	5.0	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.4	5.9	mA
			Subsystem clock operation	$V_{DD} = 5.0 V$	operatio n	Resonator connection		3.6	6.0	mA
				$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.4	5.9	mA
					operatio n	Resonator connection		3.6	6.0	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		2.1	3.5	mA
				V _{DD} = 5.0 V opera	operatio n	Resonator connection		2.1	3.5	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		2.1	3.5	mA
				$V_{DD} = 3.0 V$	operatio n	Resonator connection		2.1	3.5	mA
				fsuв = 32.768 kHz		Square wave input		4.8	5.9	μA
				Note 4 $T_A = -40^{\circ}C$	operatio n	Resonator connection		4.9	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.9	5.9	μA
				Note 4 $T_A = +25^{\circ}C$	operatio n	Resonator connection		5.0	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		5.0	7.6	μA
				Note 4 $T_A = +50^{\circ}C$	operatio n	Resonator connection		5.1	7.7	μA
				fsuв = 32.768 kHz	Normal	Square wave input		5.2	9.3	μA
				Note 4	operatio n	Resonator connection		5.3	9.4	μA
				fsuв = 32.768 kHz	Normal	Square wave input		5.7	13.3	μA
				Note 4 $T_A = +85^{\circ}C$	operatio n	Resonator connection		5.8	13.4	μA
				fsuв = 32.768 kHz	Normal	Square wave input		10.0	46.0	μA
				Note 4 TA = +105°C	operatio n	Resonator connection		10.0	46.0	μA

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products	
$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/2)	

(Notes and Remarks are listed on the next page.)



Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL Note 1				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	f⊩ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 6	When conversion	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current	Notes 1, 6	at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μA
Temperature sensor operating current	ITMPS Note 1				75.0		μA
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	Isnoz	ADC operation	The mode is performed Note 10		0.50	1.10	mA
operating current	Note 1		The A/D conversion operations are performed, Loe voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	2.04	mA
		CSI/UART operation	on		0.70	1.54	mA

(3) Peripheral Functions (Common to all products) (TA = -40 to $+105^{\circ}$ C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Notes 1. Current flowing to the VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.



Parameter	Symbol	Conditions	HS (high-sp Mo	,	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$		400 Note1	kHz
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$		100 Note1	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			
Hold time when SCLr = "L"	tLow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 k\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1/fмск + 220 Note2		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$	1/fмск + 580 Note2		ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	770	ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			

(4) During communication at same potential (simplified l²C mode) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

- Notes 1. The value must also be equal to or less than $f_{MCK}/4$.
 - **2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)



Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit
		l T	MIN.	MAX.	
SIp setup time	tsik1	$4.0 \ V \le EV_{\text{DD0}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$	162		ns
(to SCKp↑) ^{Note}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	354		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$			
Slp hold time	tksi1	$4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	38		ns
(from SCKp↑) ^{№te}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$	38 38		
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	38		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
Delay time from SCKp↓ to	tkso1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$		200	ns
SOp output ^{№te}		$C_b = 30 \text{ pF}, \text{R}_b = 1.4 \text{k}\Omega$		200 390 966	
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		390	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \ V \le EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$		966	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)
 (T₁ = 40 to ±105°C 2.4 V ≤ EVere = EVere ≤ Vere ≤ 5.5 V, Vere = EVere = 6.V)

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	0	Conditions	HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	t ксү2	$4.0~V \leq EV_{DD0} \leq 5.5$	24 MHz < fмск	28/f мск	ICK I	ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	24/f мск		ns
		$2.7 \: V {\le} V_b {\le} 4.0 \: V$	$8 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	20/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/fмск		ns
		$2.7~V \leq EV_{DD0} < 4.0$	24 MHz < fмск	40/f мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	32/f мск		ns
		$2.3V{\leq}V_b{\leq}2.7V$	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	28/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	24/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/f мск		ns
		$2.4~V \leq EV_{\text{DD0}} < 3.3$	24 MHz < fмск	96/f мск		ns
		V, $1.6 V \le V_b \le 2.0 V$	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	72/ fмск		ns
			$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	64/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	52/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	32/ fмск		ns
			fмск \leq 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		tkcy2/2 - 24		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{\text{DD0}} < 3. \\ 1.6 \; V \leq V_{\text{b}} \leq 2.0 \; V \end{array}$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V \end{array}$		1/fмск + 40		ns
		$\label{eq:linear} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3. \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{№te 3}	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{№te 4}	tkso2	$\begin{array}{l} \label{eq:2.1} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \ 2.7 \ \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \ \text{V}, \\ C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 1.4 \ \text{k}\Omega \end{array}$			2/fмск + 240	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ C_{\text{b}} = 30 \ p\text{F}, \ R_{\text{b}} = 2 \end{array}$	0 V, 2.3 V \leq V _b \leq 2.7 V, 2.7 kΩ		2/fмск + 428	ns
			3 V, 1.6 V \leq Vb \leq 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)



Parameter	Symbol	Conditions	HS (high-sp Mo		Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{split} & 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $	1/fмск + 340 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 340 Note 2		ns
			1/fмск + 760 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 760 Note 2		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1/fмск + 570 Note 2)	ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	770	ns
			0	1420	ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	1420	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	0	1215	ns

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



3.5.2 Serial interface IICA

Parameter	Symbol	Conditions	HS (h	HS (high-speed main) Mode			
				ndard ode	Fast	Mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fclk ≥ 3.5 MHz	-	-	0	400	kHz
		Standard mode: fclk ≥ 1 MHz	0	100	-	_	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μS
Hold time ^{Note 1}	thd:sta		4.0		0.6		μS
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ } R_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ } R_b = 1.1 \mbox{ } k\Omega \\ \end{array}$

IICA serial transfer timing







(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V}, \text{ Reference voltage (+)} = 10^{\circ}\text{C}, 10^{$
VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	S	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI16 to ANI26	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.375		39	μS
		S 1	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		$2.4~V \le V \text{DD} \le 5.5~V$	17		39	μS	
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V \text{dd} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		VDD	V
		ANI16 to ANI26	0		EVDD0	V	
		Internal reference voltage output (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		VBGR Note 3			V
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode		VTMPS25 ^{Note 3}			V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- $\ensuremath{\textbf{2.}}$ This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



4.9 48-pin Products


R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB

R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB

R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB, R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB

R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB

R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB, R5F100GHGFB, R5F100GJGFB



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

California Eastern Laboratories. Inc. 4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malavsia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141