



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 38  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 12x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 52-LQFP   |
| Supplier Device Package    | 52-LQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101jcafa-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101jcafa-v0</a> |

## ○ ROM, RAM capacities

| Flash ROM | Data flash | RAM          | RL78/G13 |          |          |          |          |          |
|-----------|------------|--------------|----------|----------|----------|----------|----------|----------|
|           |            |              | 20 pins  | 24 pins  | 25 pins  | 30 pins  | 32 pins  | 36 pins  |
| 128 KB    | 8 KB       | 12 KB        | —        | —        | —        | R5F100AG | R5F100BG | R5F100CG |
|           | —          |              | —        | —        | —        | R5F101AG | R5F101BG | R5F101CG |
| 96 KB     | 8 KB       | 8 KB         | —        | —        | —        | R5F100AF | R5F100BF | R5F100CF |
|           | —          |              | —        | —        | —        | R5F101AF | R5F101BF | R5F101CF |
| 64 KB     | 4 KB       | 4 KB<br>Note | R5F1006E | R5F1007E | R5F1008E | R5F100AE | R5F100BE | R5F100CE |
|           | —          |              | R5F1016E | R5F1017E | R5F1018E | R5F101AE | R5F101BE | R5F101CE |
| 48 KB     | 4 KB       | 3 KB<br>Note | R5F1006D | R5F1007D | R5F1008D | R5F100AD | R5F100BD | R5F100CD |
|           | —          |              | R5F1016D | R5F1017D | R5F1018D | R5F101AD | R5F101BD | R5F101CD |
| 32 KB     | 4 KB       | 2 KB         | R5F1006C | R5F1007C | R5F1008C | R5F100AC | R5F100BC | R5F100CC |
|           | —          |              | R5F1016C | R5F1017C | R5F1018C | R5F101AC | R5F101BC | R5F101CC |
| 16 KB     | 4 KB       | 2 KB         | R5F1006A | R5F1007A | R5F1008A | R5F100AA | R5F100BA | R5F100CA |
|           | —          |              | R5F1016A | R5F1017A | R5F1018A | R5F101AA | R5F101BA | R5F101CA |

| Flash ROM | Data flash | RAM           | RL78/G13 |          |          |          |          |          |          |          |
|-----------|------------|---------------|----------|----------|----------|----------|----------|----------|----------|----------|
|           |            |               | 40 pins  | 44 pins  | 48 pins  | 52 pins  | 64 pins  | 80 pins  | 100 pins | 128 pins |
| 512 KB    | 8 KB       | 32 KB<br>Note | —        | R5F100FL | R5F100GL | R5F100JL | R5F100LL | R5F100ML | R5F100PL | R5F100SL |
|           | —          |               | —        | R5F101FL | R5F101GL | R5F101JL | R5F101LL | R5F101ML | R5F101PL | R5F101SL |
| 384 KB    | 8 KB       | 24 KB         | —        | R5F100FK | R5F100GK | R5F100JK | R5F100LK | R5F100MK | R5F100PK | R5F100SK |
|           | —          |               | —        | R5F101FK | R5F101GK | R5F101JK | R5F101LK | R5F101MK | R5F101PK | R5F101SK |
| 256 KB    | 8 KB       | 20 KB<br>Note | —        | R5F100FJ | R5F100GJ | R5F100JJ | R5F100LJ | R5F100MJ | R5F100PJ | R5F100SJ |
|           | —          |               | —        | R5F101FJ | R5F101GJ | R5F101JJ | R5F101LJ | R5F101MJ | R5F101PJ | R5F101SJ |
| 192 KB    | 8 KB       | 16 KB         | R5F100EH | R5F100FH | R5F100GH | R5F100JH | R5F100LH | R5F100MH | R5F100PH | R5F100SH |
|           | —          |               | R5F101EH | R5F101FH | R5F101GH | R5F101JH | R5F101LH | R5F101MH | R5F101PH | R5F101SH |
| 128 KB    | 8 KB       | 12 KB         | R5F100EG | R5F100FG | R5F100GG | R5F100JG | R5F100LG | R5F100MG | R5F100PG | —        |
|           | —          |               | R5F101EG | R5F101FG | R5F101GG | R5F101JG | R5F101LG | R5F101MG | R5F101PG | —        |
| 96 KB     | 8 KB       | 8 KB          | R5F100EF | R5F100FF | R5F100GF | R5F100JF | R5F100LF | R5F100MF | R5F100PF | —        |
|           | —          |               | R5F101EF | R5F101FF | R5F101GF | R5F101JF | R5F101LF | R5F101MF | R5F101PF | —        |
| 64 KB     | 4 KB       | 4 KB<br>Note  | R5F100EE | R5F100FE | R5F100GE | R5F100JE | R5F100LE | —        | —        | —        |
|           | —          |               | R5F101EE | R5F101FE | R5F101GE | R5F101JE | R5F101LE | —        | —        | —        |
| 48 KB     | 4 KB       | 3 KB<br>Note  | R5F100ED | R5F100FD | R5F100GD | R5F100JD | R5F100LD | —        | —        | —        |
|           | —          |               | R5F101ED | R5F101FD | R5F101GD | R5F101JD | R5F101LD | —        | —        | —        |
| 32 KB     | 4 KB       | 2 KB          | R5F100EC | R5F100FC | R5F100GC | R5F100JC | R5F100LC | —        | —        | —        |
|           | —          |               | R5F101EC | R5F101FC | R5F101GC | R5F101JC | R5F101LC | —        | —        | —        |
| 16 KB     | 4 KB       | 2 KB          | R5F100EA | R5F100FA | R5F100GA | —        | —        | —        | —        | —        |
|           | —          |               | R5F101EA | R5F101FA | R5F101GA | —        | —        | —        | —        | —        |

**Note** The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

Table 1-1. List of Ordering Part Numbers

(4/12)


| Pin count | Package   | Data flash  | Fields of Application<br>Note | Ordering Part Number   |
|-----------|---|-------------|-------------------------------|--|
| 44 pins   | 44-pin plastic LQFP<br>(10 × 10 mm, 0.8 mm pitch) | Mounted     | A                             | R5F100FAAFP#V0, R5F100FCAFP#V0, R5F100FDAFP#V0, R5F100FEAFP#V0, R5F100FFAFP#V0, R5F100FGAFP#V0, R5F100FHAFP#V0, R5F100FJAFP#V0, R5F100FKAFP#V0, R5F100FLAFP#V0<br>R5F100FAAFP#X0, R5F100FCAFP#X0, R5F100FDAFP#X0, R5F100FEAFP#X0, R5F100FFAFP#X0, R5F100FGAFP#X0, R5F100FHAFP#X0, R5F100FJAFP#X0, R5F100FKAFP#X0, R5F100FLAFP#X0 |
|           |   |             | D                             | R5F100FADFP#V0, R5F100FCDFP#V0, R5F100FDDFP#V0, R5F100FEDFP#V0, R5F100FFDFP#V0, R5F100FGDFP#V0, R5F100FHDFP#V0, R5F100FJDFP#V0, R5F100FKDFP#V0, R5F100FLDFP#V0<br>R5F100FADFP#X0, R5F100FCDFP#X0, R5F100FDDFP#X0, R5F100FEDFP#X0, R5F100FFDFP#X0, R5F100FGDFP#X0, R5F100FHDFP#X0, R5F100FJDFP#X0, R5F100FKDFP#X0, R5F100FLDFP#X0 |
|           |   |             | G                             | R5F100FAGFP#V0, R5F100FCGFP#V0, R5F100FDGFP#V0, R5F100FEGFP#V0, R5F100FFGFP#V0, R5F100FGGFP#V0, R5F100FHGFP#V0, R5F100FJGFP#V0<br>R5F100FAGFP#X0, R5F100FCGFP#X0, R5F100FDGFP#X0, R5F100FEGFP#X0, R5F100FFGFP#X0, R5F100FGGFP#X0, R5F100FHGFP#X0, R5F100FJGFP#X0   |
|           |   | Not mounted | A                             | R5F101FAAFP#V0, R5F101FCAFP#V0, R5F101FDAFP#V0, R5F101FEAFP#V0, R5F101FFAFP#V0, R5F101FGAFP#V0, R5F101FHAFP#V0, R5F101FJAFP#V0, R5F101FKAFP#V0, R5F101FLAFP#V0<br>R5F101FAAFP#X0, R5F101FCAFP#X0, R5F101FDAFP#X0, R5F101FEAFP#X0, R5F101FFAFP#X0, R5F101FGAFP#X0, R5F101FHAFP#X0, R5F101FJAFP#X0, R5F101FKAFP#X0, R5F101FLAFP#X0 |
|           |   |             | D                             | R5F101FADFP#V0, R5F101FCDFP#V0, R5F101FDDFP#V0, R5F101FEDFP#V0, R5F101FFDFP#V0, R5F101FGDFP#V0, R5F101FHDFP#V0, R5F101FJDFP#V0, R5F101FKDFP#V0, R5F101FLDFP#V0<br>R5F101FADFP#X0, R5F101FCDFP#X0, R5F101FDDFP#X0, R5F101FEDFP#X0, R5F101FFDFP#X0, R5F101FGDFP#X0, R5F101FHDFP#X0, R5F101FJDFP#X0, R5F101FKDFP#X0, R5F101FLDFP#X0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



## 1.5.10 52-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
4. When setting to PIOR = 1

(2/2)

| Item  |          | 20-pin  |          | 24-pin     |           | 25-pin     |           | 30-pin     |           | 32-pin     |           | 36-pin     |           |
|---|----------|---|----------|------------|-----------|------------|-----------|------------|-----------|------------|-----------|------------|-----------|
|   |          | R5F1006x  | R5F1016x | R5F1007x   | R5F1017x  | R5F1008x   | R5F1018x  | R5F100Ax   | R5F101Ax  | R5F100Bx   | R5F101Bx  | R5F100Cx   | R5F101Cx  |
| Clock output/buzzer output                  |          | —   |          | 1          |           | 1          |           | 2          |           | 2          |           | 2          |           |
|   |          | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: f <sub>MAIN</sub> = 20 MHz operation)   |          |            |           |            |           |            |           |            |           |            |           |
| 8/10-bit resolution A/D converter           |          | 6 channels  |          | 6 channels |           | 6 channels |           | 8 channels |           | 8 channels |           | 8 channels |           |
| Serial interface                            |          | [20-pin, 24-pin, 25-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>[30-pin, 32-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART (UART supporting LIN-bus): 1 channel<br>[36-pin products]<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 1 channel/simplified I <sup>2</sup> C: 1 channel/UART: 1 channel<br>• CSI: 2 channels/simplified I <sup>2</sup> C: 2 channels/UART (UART supporting LIN-bus): 1 channel |          |            |           |            |           |            |           |            |           |            |           |
|   |          | I <sup>2</sup> C bus  | —        |            | 1 channel |            | 1 channel |            | 1 channel |            | 1 channel |            | 1 channel |
| Multiplier and divider/multiply-accumulator |          | • 16 bits × 16 bits = 32 bits (Unsigned or signed)<br>• 32 bits ÷ 32 bits = 32 bits (Unsigned)<br>• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)  |          |            |           |            |           |            |           |            |           |            |           |
| DMA controller                              |          | 2 channels  |          |            |           |            |           |            |           |            |           |            |           |
| Vectored interrupt sources                  | Internal | 23  |          | 24         |           | 24         |           | 27         |           | 27         |           | 27         |           |
|   | External | 3   |          | 5          |           | 5          |           | 6          |           | 6          |           | 6          |           |
| Key interrupt                               |          | —   |          |            |           |            |           |            |           |            |           |            |           |
| Reset                                       |          | • Reset by <u>RESET</u> pin<br>• Internal reset by watchdog timer<br>• Internal reset by power-on-reset<br>• Internal reset by voltage detector<br>• Internal reset by illegal instruction execution <sup>Note</sup><br>• Internal reset by RAM parity error<br>• Internal reset by illegal-memory access   |          |            |           |            |           |            |           |            |           |            |           |
| Power-on-reset circuit                      |          | • Power-on-reset: 1.51 V (TYP.)<br>• Power-down-reset: 1.50 V (TYP.)  |          |            |           |            |           |            |           |            |           |            |           |
| Voltage detector                            |          | • Rising edge : 1.67 V to 4.06 V (14 stages)<br>• Falling edge : 1.63 V to 3.98 V (14 stages)   |          |            |           |            |           |            |           |            |           |            |           |
| On-chip debug function                      |          | Provided  |          |            |           |            |           |            |           |            |           |            |           |
| Power supply voltage                        |          | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)   |          |            |           |            |           |            |           |            |           |            |           |
| Operating ambient temperature               |          | T <sub>A</sub> = 40 to +85°C (A: Consumer applications, D: Industrial applications )<br>T <sub>A</sub> = 40 to +105°C (G: Industrial applications)  |          |            |           |            |           |            |           |            |           |            |           |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V) (4/5)

| Items                | Symbol           | Conditions   | MIN.   | TYP.                    | MAX. | Unit |
|----------------------|------------------|--|--|-------------------------|------|------|
| Output voltage, high | V <sub>OH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10.0 mA | E <sub>VDD0</sub> - 1.5 |      | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA  | E <sub>VDD0</sub> - 0.7 |      | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -2.0 mA  | E <sub>VDD0</sub> - 0.6 |      | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OH1</sub> = -1.0 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      | V <sub>OH2</sub> | P20 to P27, P150 to P156   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA    | V <sub>DD</sub> - 0.5   |      | V    |
| Output voltage, low  | V <sub>OL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA    |                         | 1.3  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA   |                         | 0.7  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA   |                         | 0.6  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL1</sub> = 0.3 mA   |                         | 0.4  | V    |
|                      | V <sub>OL2</sub> | P20 to P27, P150 to P156   | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA     |                         | 0.4  | V    |
|                      | V <sub>OL3</sub> | P60 to P63   | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA  |                         | 2.0  | V    |
|                      |                  |  | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA   |                         | 0.4  | V    |
|                      |                  |  | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL3</sub> = 1.0 mA   |                         | 0.4  | V    |

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>SS0</sub>, and EV<sub>SS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 32 MHz
    - $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 16 MHz
    - LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 8 MHz
    - LV (low-voltage main) mode:  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 4 MHz

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  3. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C




(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)  
(1/3)(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter             | Symbol            | Conditions   | HS (high-speed main) Mode  |      | LS (low-speed main) Mode   |      | LV (low-voltage main) Mode |      | Unit |
|-----------------------|-------------------|--|----------------------------|------|----------------------------|------|----------------------------|------|------|
|                       |                   |  | MIN.                       | MAX. | MIN.                       | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time       | t <sub>KCY1</sub> | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub><br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | 300                        |      | 1150                       |      | 1150                       |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ   | 500                        |      | 1150                       |      | 1150                       |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | 1150                       |      | 1150                       |      | 1150                       |      | ns   |
| SCKp high-level width | t <sub>KH1</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ   | t <sub>KCY1</sub> /2 – 75  |      | t <sub>KCY1</sub> /2 – 75  |      | t <sub>KCY1</sub> /2 – 75  |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ   | t <sub>KCY1</sub> /2 – 170 |      | t <sub>KCY1</sub> /2 – 170 |      | t <sub>KCY1</sub> /2 – 170 |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | t <sub>KCY1</sub> /2 – 458 |      | t <sub>KCY1</sub> /2 – 458 |      | t <sub>KCY1</sub> /2 – 458 |      | ns   |
| SCKp low-level width  | t <sub>KL1</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ   | t <sub>KCY1</sub> /2 – 12  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ   | t <sub>KCY1</sub> /2 – 18  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |

**Note** Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.

**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number, n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number ( $mn = 00$ ))
  4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

(2) I<sup>2</sup>C fast mode(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                       | Symbol              | Conditions                               |                                   | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|---|---------------------|--|-----------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|   |                     |  |                                   | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode:<br>f <sub>CLK</sub> ≥ 3.5 MHz | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
|   |                     |  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                         | 400  | 0                        | 400  | 0                          | 400  | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Hold time when SCLA0 = "L"                      | t <sub>LOW</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
| Hold time when SCLA0 = "H"                      | t <sub>HIGH</sub>   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 100                       |      | 100                      |      | 100                        |      | μs   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0                         | 0.9  | 0                        | 0.9  | 0                          | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 0.6                       |      | 0.6                      |      | 0.6                        |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |
|   |                     | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V        |                                   | 1.3                       |      | 1.3                      |      | 1.3                        |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

&lt;R&gt;

**(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ ) (1/2)**

| Parameter                | Symbol           | Conditions                |                                     |  |                  |                                       | MIN. | TYP. | MAX. | Unit          |
|--------------------------|------------------|---------------------------|-------------------------------------|--|------------------|---------------------------------------|------|------|------|---------------|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode            | HS (high-speed main) mode<br>Note 5 | $f_{\text{IH}} = 32\text{ MHz}$<br>Note 3  | Basic operation  | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 2.3  |      | mA            |
|                          |                  |                           |                                     |  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 2.3  |      | mA            |
|                          |                  |                           |                                     |  | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 5.2  | 9.2  | mA            |
|                          |                  |                           |                                     |  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 5.2  | 9.2  | mA            |
|                          |                  |                           |                                     | $f_{\text{IH}} = 24\text{ MHz}$<br>Note 3  | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 4.1  | 7.0  | mA            |
|                          |                  |                           |                                     |  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 4.1  | 7.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{IH}} = 16\text{ MHz}$<br>Note 3  | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 3.0  | 5.0  | mA            |
|                          |                  |                           |                                     |  |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 3.0  | 5.0  | mA            |
|                          |                  |                           | HS (high-speed main) mode<br>Note 5 | $f_{\text{MX}} = 20\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.4  | 5.9  | mA            |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 3.6  | 6.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 20\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.4  | 5.9  | mA            |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 3.6  | 6.0  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 10\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     | $f_{\text{MX}} = 10\text{ MHz}$<br>Note 2, $\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.1  | 3.5  | mA            |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 2.1  | 3.5  | mA            |
|                          |                  | Subsystem clock operation |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = -40^\circ\text{C}$      | Normal operation | Square wave input                     |      | 4.8  | 5.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 4.9  | 6.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +25^\circ\text{C}$      | Normal operation | Square wave input                     |      | 4.9  | 5.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 5.0  | 6.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +50^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.0  | 7.6  | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 5.1  | 7.7  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +70^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.2  | 9.3  | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 5.3  | 9.4  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +85^\circ\text{C}$      | Normal operation | Square wave input                     |      | 5.7  | 13.3 | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 5.8  | 13.4 | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{\text{SUB}} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +105^\circ\text{C}$     | Normal operation | Square wave input                     |      | 10.0 | 46.0 | $\mu\text{A}$ |
|                          |                  |                           |                                     |  |                  | Resonator connection                  |      | 10.0 | 46.0 | $\mu\text{A}$ |

(Notes and Remarks are listed on the next page.)

**(3) Peripheral Functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                                      | Symbol                            | Conditions                       |  | MIN. | TYP. | MAX.  | Unit          |
|--|-----------------------------------|----------------------------------|--|------|------|-------|---------------|
| Low-speed on-chip oscillator operating current | $I_{\text{FIL}}$<br>Note 1        |                                  |  |      | 0.20 |       | $\mu\text{A}$ |
| RTC operating current                          | $I_{\text{RTC}}$<br>Notes 1, 2, 3 |                                  |  |      | 0.02 |       | $\mu\text{A}$ |
| 12-bit interval timer operating current        | $I_{\text{IT}}$<br>Notes 1, 2, 4  |                                  |  |      | 0.02 |       | $\mu\text{A}$ |
| Watchdog timer operating current               | $I_{\text{WDT}}$<br>Notes 1, 2, 5 | $f_{\text{IL}} = 15\text{ kHz}$  |  |      | 0.22 |       | $\mu\text{A}$ |
| A/D converter operating current                | $I_{\text{ADC}}$<br>Notes 1, 6    | When conversion at maximum speed | Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$   |      | 1.3  | 1.7   | $\text{mA}$   |
|  |                                   |                                  | Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$  |      | 0.5  | 0.7   | $\text{mA}$   |
| A/D converter reference voltage current        | $I_{\text{ADREF}}$<br>Note 1      |                                  |  |      | 75.0 |       | $\mu\text{A}$ |
| Temperature sensor operating current           | $I_{\text{TMPS}}$<br>Note 1       |                                  |  |      | 75.0 |       | $\mu\text{A}$ |
| LVD operating current                          | $I_{\text{LVD}}$<br>Notes 1, 7    |                                  |  |      | 0.08 |       | $\mu\text{A}$ |
| Self programming operating current             | $I_{\text{FSP}}$<br>Notes 1, 9    |                                  |  |      | 2.50 | 12.20 | $\text{mA}$   |
| BGO operating current                          | $I_{\text{BGO}}$<br>Notes 1, 8    |                                  |  |      | 2.50 | 12.20 | $\text{mA}$   |
| SNOOZE operating current                       | $I_{\text{SNOZ}}$<br>Note 1       | ADC operation                    | The mode is performed <sup>Note 10</sup>   |      | 0.50 | 1.10  | $\text{mA}$   |
|  |                                   |                                  | The A/D conversion operations are performed, Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 1.20 | 2.04  | $\text{mA}$   |
|  |                                   | CSI/UART operation               |  |      | 0.70 | 1.54  | $\text{mA}$   |

**Notes** 1. Current flowing to the  $\text{V}_{\text{DD}}$ .

2. When high speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD}1}$  or  $I_{\text{DD}2}$ , and  $I_{\text{RTC}}$ , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.  $I_{\text{DD}2}$  subsystem clock operation includes the operational current of the real-time clock.4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD}1}$  or  $I_{\text{DD}2}$ , and  $I_{\text{IT}}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of  $I_{\text{DD}1}$ ,  $I_{\text{DD}2}$  or  $I_{\text{DD}3}$  and  $I_{\text{WDT}}$  when the watchdog timer operates.

**(4) During communication at same potential (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions  | HS (high-speed main) Mode                    |                      | Unit |
|-------------------------------|---------------------|---|--|----------------------|------|
|                               |                     |   | MIN.   | MAX.                 |      |
| SCLr clock frequency          | $f_{\text{SCL}}$    | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ |  | 400 <sup>Note1</sup> | kHz  |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  |  | 100 <sup>Note1</sup> |      |
| Hold time when SCLr = "L"     | $t_{\text{LOW}}$    | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 1200   |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 4600   |                      |      |
| Hold time when SCLr = "H"     | $t_{\text{HIGH}}$   | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 1200   |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 4600   |                      |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | $1/f_{\text{MCK}} + 220$<br><sup>Note2</sup> |                      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | $1/f_{\text{MCK}} + 580$<br><sup>Note2</sup> |                      |      |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$ | 0  | 770                  | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 3\text{ k}\Omega$  | 0  | 1420                 |      |

**Notes** 1. The value must also be equal to or less than  $f_{\text{MCK}}/4$ .2. Set the  $f_{\text{MCK}}$  value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the normal input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter  | Symbol     | Conditions  | HS (high-speed main) Mode |      | Unit |
|--|------------|---|---------------------------|------|------|
|  |            |   | MIN.                      | MAX. |      |
| Slp setup time<br>(to SCKp $\uparrow$ ) <sup>Note</sup>            | $t_{SIK1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 162                       |      | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 354                       |      | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 958                       |      | ns   |
| Slp hold time<br>(from SCKp $\uparrow$ ) <sup>Note</sup>           | $t_{KSI1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp $\downarrow$ to<br>SOp output <sup>Note</sup> | $t_{KSO1}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |                           | 200  | ns   |
|  |            | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |                           | 390  | ns   |
|  |            | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |                           | 966  | ns   |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 20- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

## (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

| Parameter  | Symbol                   | Conditions  |  | HS (high-speed main) Mode |                    | Unit |
|--|--------------------------|---|--|---------------------------|--------------------|------|
|  |                          |   |  | MIN.                      | MAX.               |      |
| SCKp cycle time <sup>Note 1</sup>                                    | $t_{KCY2}$               | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$   | $24\text{ MHz} < f_{MCK}$                    | $28/f_{MCK}$              |                    | ns   |
|  |                          |   | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $24/f_{MCK}$              |                    | ns   |
|  |                          |   | $8\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$  | $20/f_{MCK}$              |                    | ns   |
|  |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $16/f_{MCK}$              |                    | ns   |
|  |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $12/f_{MCK}$              |                    | ns   |
|  |                          | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$  | $24\text{ MHz} < f_{MCK}$                    | $40/f_{MCK}$              |                    | ns   |
|  |                          |   | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $32/f_{MCK}$              |                    | ns   |
|  |                          |   | $16\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$ | $28/f_{MCK}$              |                    | ns   |
|  |                          |   | $8\text{ MHz} < f_{MCK} \leq 16\text{ MHz}$  | $24/f_{MCK}$              |                    | ns   |
|  |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $16/f_{MCK}$              |                    | ns   |
|  |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $12/f_{MCK}$              |                    | ns   |
|  |                          | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$  | $24\text{ MHz} < f_{MCK}$                    | $96/f_{MCK}$              |                    | ns   |
|  |                          |   | $20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$ | $72/f_{MCK}$              |                    | ns   |
|  |                          |   | $16\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$ | $64/f_{MCK}$              |                    | ns   |
|  |                          |   | $8\text{ MHz} < f_{MCK} \leq 16\text{ MHz}$  | $52/f_{MCK}$              |                    | ns   |
|  |                          |   | $4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$   | $32/f_{MCK}$              |                    | ns   |
|  |                          |   | $f_{MCK} \leq 4\text{ MHz}$                  | $20/f_{MCK}$              |                    | ns   |
| SCKp high-/low-level width   | $t_{KH2}$ ,<br>$t_{KL2}$ | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$   |  | $t_{KCY2}/2 - 24$         |                    | ns   |
|  |                          | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$  |  | $t_{KCY2}/2 - 36$         |                    | ns   |
|  |                          | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ <sup>Note 2</sup>                                      |  | $t_{KCY2}/2 - 100$        |                    | ns   |
| Slp setup time<br>(to SCKp $\uparrow$ ) <sup>Note 2</sup>            | $t_{SIK2}$               | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$   |  | $1/f_{MCK} + 40$          |                    | ns   |
|  |                          | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$  |  | $1/f_{MCK} + 40$          |                    | ns   |
|  |                          | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$  |  | $1/f_{MCK} + 60$          |                    | ns   |
| Slp hold time<br>(from SCKp $\uparrow$ ) <sup>Note 3</sup>           | $t_{KSI2}$               |   |  | $1/f_{MCK} + 62$          |                    | ns   |
| Delay time from SCKp $\downarrow$<br>to SOp output <sup>Note 4</sup> | $t_{KSO2}$               | $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$ |  |                           | $2/f_{MCK} + 240$  | ns   |
|  |                          | $2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    |  |                           | $2/f_{MCK} + 428$  | ns   |
|  |                          | $2.4\text{ V} \leq EV_{DD0} < 3.3\text{ V}$ , $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 30\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    |  |                           | $2/f_{MCK} + 1146$ | ns   |

(Notes, Caution and Remarks are listed on the next page.)



**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions   | HS (high-speed main) Mode          |      | Unit |
|-------------------------------|---------------------|--|------------------------------------|------|------|
|                               |                     |  | MIN.                               | MAX. |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | $1/f_{\text{MCK}} + 340$<br>Note 2 |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | $1/f_{\text{MCK}} + 340$<br>Note 2 |      | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | $1/f_{\text{MCK}} + 760$<br>Note 2 |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | $1/f_{\text{MCK}} + 760$<br>Note 2 |      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $1/f_{\text{MCK}} + 570$<br>Note 2 |      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 0                                  | 770  | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 0                                  | 770  | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 0                                  | 1420 | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 0                                  | 1420 | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 0                                  | 1215 | ns   |

**Notes** 1. The value must also be equal to or less than  $f_{\text{MCK}}/4$ .2. Set the  $f_{\text{MCK}}$  value to keep the hold time of  $\text{SCLr} = \text{"L"}$  and  $\text{SCLr} = \text{"H"}$ .

**Caution** Select the TTL input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SDAr}$  pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SCLr}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                                       | Symbol              | Conditions                              | HS (high-speed main) Mode |      |           |      | Unit |
|---|---------------------|---|---------------------------|------|-----------|------|------|
|   |                     |   | Standard Mode             |      | Fast Mode |      |      |
|   |                     |   | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz   | –                         | –    | 0         | 400  | kHz  |
|   |                     | Standard mode: f <sub>CLK</sub> ≥ 1 MHz | 0                         | 100  | –         | –    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> |   | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> |   | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | t <sub>LOW</sub>    |   | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | t <sub>HIGH</sub>   |   | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> |   | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> |   | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> |   | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    |   | 4.7                       |      | 1.3       |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

<R> 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, Rb = 2.7 kΩ

Fast mode: Cb = 320 pF, Rb = 1.1 kΩ

IICA serial transfer timing

**Remark** n = 0, 1

(3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) =  $V_{SS}$  (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (–) =  $V_{SS}$ )

| Parameter                                      | Symbol          | Conditions  |  | MIN.                           | TYP. | MAX.       | Unit          |
|--|-----------------|---|--|--------------------------------|------|------------|---------------|
| Resolution                                     | RES             |   |  | 8                              |      | 10         | bit           |
| Overall error <sup>Note 1</sup>                | AINL            | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                | 1.2  | $\pm 7.0$  | LSB           |
| Conversion time                                | $t_{CONV}$      | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26   | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125                          |      | 39         | $\mu\text{s}$ |
|  |                 |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875                         |      | 39         | $\mu\text{s}$ |
|  |                 |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
|  |                 | 10-bit resolution<br>Target pin: Internal reference<br>voltage, and temperature<br>sensor output voltage (HS<br>(high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375                          |      | 39         | $\mu\text{s}$ |
|  |                 |   | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625                         |      | 39         | $\mu\text{s}$ |
|  |                 |   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                             |      | 39         | $\mu\text{s}$ |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub> | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub> | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 0.60$ | %FSR          |
| Integral linearity error <sup>Note 1</sup>     | ILE             | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 4.0$  | LSB           |
| Differential linearity error <sup>Note 1</sup> | DLE             | 10-bit resolution   | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                                |      | $\pm 2.0$  | LSB           |
| Analog input voltage                           | $V_{AIN}$       | ANI0 to ANI14   |  | 0                              |      | $V_{DD}$   | V             |
|  |                 | ANI16 to ANI26  |  | 0                              |      | $EV_{DD0}$ | V             |
|  |                 | Internal reference voltage output<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |  | $V_{BGR}$ <sup>Note 3</sup>    |      |            | V             |
|  |                 | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                        |  | $V_{TMPS25}$ <sup>Note 3</sup> |      |            | V             |

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).


2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

## 4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,  
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB  
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,  
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB  
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,  
 R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB  
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,  
 R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB  
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,  
 R5F100GHGFB, R5F100GJGFB

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16            |



## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
  5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
  6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
  8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
  10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
  11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

#### California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A.  
Tel: +1-408-919-2500, Fax: +1-408-988-0279

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02, Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141