

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lcdfb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1.	List of Ordering Part Numbers
------------	-------------------------------

Pin count	Package	Data flash	Fields of Application ^{Note}	Ordering Part Number
64 pins	64-pin plastic LQFP	Mounted	А	R5F100LCAFA#V0, R5F100LDAFA#V0,
	(12 × 12 mm, 0.65			R5F100LEAFA#V0, R5F100LFAFA#V0,
	mm pitch)			R5F100LGAFA#V0, R5F100LHAFA#V0,
	. ,			R5F100LJAFA#V0, R5F100LKAFA#V0, R5F100LLAFA#V0
				R5F100LCAFA#X0, R5F100LDAFA#X0,
				R5F100LEAFA#X0, R5F100LFAFA#X0,
			D	R5F100LGAFA#X0, R5F100LHAFA#X0,
				R5F100LJAFA#X0, R5F100LKAFA#X0, R5F100LLAFA#X0
				R5F100LCDFA#V0, R5F100LDDFA#V0,
				R5F100LEDFA#V0, R5F100LFDFA#V0,
				R5F100LGDFA#V0, R5F100LHDFA#V0,
				R5F100LJDFA#V0, R5F100LKDFA#V0, R5F100LLDFA#V0
			G	R5F100LCDFA#X0, R5F100LDDFA#X0,
				R5F100LEDFA#X0, R5F100LFDFA#X0,
				R5F100LGDFA#X0, R5F100LHDFA#X0,
				R5F100LJDFA#X0, R5F100LKDFA#X0, R5F100LLDFA#X0
				R5F100LCGFA#V0, R5F100LDGFA#V0,
				R5F100LEGFA#V0, R5F100LFGFA#V0
				R5F100LCGFA#X0, R5F100LDGFA#X0,
				R5F100LEGFA#X0, R5F100LFGFA#X0
				R5F100LGGFA#V0, R5F100LHGFA#V0,
				R5F100LJGFA#V0
				R5F100LGGFA#X0, R5F100LHGFA#X0,
				R5F100LJGFA#X0
		Not	А	R5F101LCAFA#V0, R5F101LDAFA#V0,
		mounted		R5F101LEAFA#V0, R5F101LFAFA#V0,
				R5F101LGAFA#V0, R5F101LHAFA#V0,
				R5F101LJAFA#V0, R5F101LKAFA#V0, R5F101LLAFA#V0
				R5F101LCAFA#X0, R5F101LDAFA#X0,
				R5F101LEAFA#X0, R5F101LFAFA#X0,
			D	R5F101LGAFA#X0, R5F101LHAFA#X0,
				R5F101LJAFA#X0, R5F101LKAFA#X0, R5F101LLAFA#X0
				R5F101LCDFA#V0, R5F101LDDFA#V0,
				R5F101LEDFA#V0, R5F101LFDFA#V0,
				R5F101LGDFA#V0, R5F101LHDFA#V0,
				R5F101LJDFA#V0, R5F101LKDFA#V0, R5F101LLDFA#V0
				R5F101LCDFA#X0, R5F101LDDFA#X0,
				R5F101LEDFA#X0, R5F101LFDFA#X0,
				R5F101LGDFA#X0, R5F101LHDFA#X0,
				R5F101LJDFA#X0, R5F101LKDFA#X0, R5F101LLDFA#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers


				(10/12)
Pin count	Package	Data flash	Fields of Application	Ordering Part Number
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 R5F100MFDFA#V0, R5F100MGDFA#V0, R5F100MHDFA#V0,
				R5F100MJDFA#V0, R5F100MKDFA#V0, R5F100MLDFA#V0 R5F100MFDFA#X0, R5F100MGDFA#X0, R5F100MHDFA#X0, R5F100MJDFA#X0, R5F100MKDFA#X0, R5F100MLDFA#X0
			G	R5F100MFGFA#V0, R5F100MGGFA#V0, R5F100MHGFA#V0, R5F100MJGFA#V0 R5F100MFGFA#X0, R5F100MGGFA#X0, R5F100MHGFA#X0, R5F100MJGFA#X0
		Not mounted	A	R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MHAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0
			D	R5F101MFDFA#V0, R5F101MGDFA#V0, R5F101MHDFA#V0, R5F101MJDFA#V0, R5F101MKDFA#V0, R5F101MLDFA#V0 R5F101MFDFA#X0, R5F101MGDFA#X0, R5F101MHDFA#X0, R5F101MJDFA#X0, R5F101MKDFA#X0, R5F101MLDFA#X0
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A	R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MHAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0
			D	R5F100MFDFB#V0, R5F100MGDFB#V0, R5F100MHDFB#V0, R5F100MJDFB#V0, R5F100MKDFB#V0, R5F100MLDFB#V0 R5F100MFDFB#X0, R5F100MGDFB#X0, R5F100MHDFB#X0, R5F100MJDFB#X0, R5F100MKDFB#X0, R5F100MLDFB#X0
			G	R5F100MFGFB#V0, R5F100MGGFB#V0, R5F100MHGFB#V0, R5F100MJGFB#V0 R5F100MFGFB#X0, R5F100MGGFB#X0, R5F100MHGFB#X0, R5F100MJGFB#X0
		Not mounted	A	R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MLAFB#V0 R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0
			D	R5F101MFDFB#V0, R5F101MGDFB#V0, R5F101MHDFB#V0, R5F101MJDFB#V0, R5F101MKDFB#V0, R5F101MLDFB#V0 R5F101MFDFB#X0, R5F101MGDFB#X0, R5F101MHDFB#X0, R5F101MJDFB#X0, R5F101MKDFB#X0, R5F101MLDFB#X0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




1.5.2 24-pin products








1.5.3 25-pin products





1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item		20-p	oin	24-	pin	25	-pin	30-	pin	32-	pin	(1/2 36-	pin
		, ד	Ъ	Я	גר	д	גר	Ъ	דג	Ъ	ភ្ល	Ъ	
		5F1	5F1	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F10	5F1(
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx
Code flash me	emory (KB)	16 to	64	16 t	o 64	161	o 64	16 to	128		128	16 to	128
Data flash me	emory (KB)	4	_	4	_	4	_	4 to 8	_	4 to 8	_	4 to 8	_
RAM (KB)		2 to 4	Note1	2 to	4 ^{Note1}	2 to	4 ^{Note1}	2 to ⁻	12 ^{Note1}	2 to 1	2 ^{Note1}	2 to ⁻	2 ^{Note1}
Address spac	e	1 MB		•		L							
Main system clock	High-speed system clock	X1 (crys HS (High HS (High LS (Low LV (Low	n-speed n-speed -speed	l main) m l main) m main) m	node: 1 t node: 1 t ode: 1 to	o 20 MH o 16 MH o 8 MHz	Iz (V _{DD} = Iz (V _{DD} = (V _{DD} = 1.	2.7 to 5. 2.4 to 5. 8 to 5.5	.5 V), .5 V), V),	EXCLK)			
	High-speed on-chip oscillator	HS (High HS (High LS (Low- LV (Low-	n-speed -speed	l main) m main) m	node: 1 f ode: 1 f	to 16 MH to 8 MHz	Iz (Vdd = 2 (Vdd = 1	2.4 to 5 1.8 to 5.5	.5 V), 5 V),				
Subsystem cl	ock												
Low-speed or	n-chip oscillator	15 kHz (TYP.)										
General-purp	ose registers	(8-bit register × 8) × 4 banks											
Minimum inst	0.03125 μ s (High-speed on-chip oscillator: f _{IH} = 32 MHz operation)												
		0.05 μs ((High-sp	beed sys	tem cloo	ck: fмx =	20 MHz	operatio	n)				
Instruction set	·	 Data ti Adder Multipli Rotate 	and su lication	btractor/ (8 bits ×	logical o 8 bits)				t, and B	oolean o	peration), etc.	
I/O port	Total	16	;	2	0	2	21	2	6	2	8	3	2
	CMOS I/O	13 (N-ch O [V₀₀ with voltage	.D. I/O nstand	(N-ch C	thstand	(N-ch ([V _{DD} w	5 D.D. I/O thstand ge]: 6)	2 (N-ch C [V⊳⊳ wi voltag	D.D. I/O thstand	2 (N-ch C [V _{DD} wi [*] voltag	D.D. I/O thstand	2 (N-ch C [V _{DD} wi voltag	D.D. I/C
	CMOS input	3		:	3		3	:	3	3	3	3	3
	CMOS output	-		-	-		1	-	-	-	-	-	-
	N-ch O.D. I/O (withstand voltage: 6 V)	-		2	2		2	2	2	3	3	3	3
Timer	16-bit timer						8 cha	nnels					
	Watchdog timer						1 cha	nnel					
	Real-time clock (RTC)						1 chan	nel Note 2					
	12-bit interval timer (IT)						1 cha	nnel					
	Timer output	3 channels 4 channels 4 channels (PWM outputs: 3 ^{Note 3}), (PWM outputs: (PWM outputs: 3 ^{Note 3}) 8 channels (PWM outputs: 7 ^{Note 3}), 2 ^{Note 3}) 8 channels (PWM outputs: 7 ^{Note 3})											
	RTC output			•				-					
Notes 1.	The flash library us The target products R5F100xD, R5F R5F100xE, R5F For the RAM areas for RL78 Family (I Only the constant	s and sta 101xD (: 101xE () used by R20UT29	$\begin{array}{l} \text{rt addr} \\ x = 6 \text{ to} \\ x = 6 \text{ to} \\ \text{r the flate} \\ \textbf{944}. \end{array}$	ress of t o 8, A to o 8, A to ash libra	he RAN o C): S o C): S ury, see	A areas Start add Start add Start add Self R	used by dress Ff dress Ff AM list	y the fla F300H EF00H of Flas	sh libra h Self-	ry are s Progra i	hown b mming	Library	

^{2.} Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fiL) is selected



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic	$V_{DD} = 5.0 V$		2.3		mA
Current		mode	speed main) mode ^{Note 5}		operation	$V_{\text{DD}} = 3.0 \text{ V}$		2.3		mA
		mode		Normal	V _{DD} = 5.0 V		5.2	8.5	mA	
				operation	V _{DD} = 3.0 V		5.2	8.5	mA	
			fin = 24 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		4.1	6.6	mA	
				operation	V _{DD} = 3.0 V		4.1	6.6	mA	
				f _{IH} = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		3.0	4.7	mA
					operation	V _{DD} = 3.0 V		3.0	4.7	mA
			LS (low-	f _{IH} = 8 MHz ^{№te 3}	Normal	V _{DD} = 3.0 V		1.3	2.1	mA
		speed main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.3	2.1	mA	
			LV (low-	$f_{IH} = 4 \text{ MHz}^{Note 3}$	Normal	$V_{DD} = 3.0 V$		1.3	1.8	mA
		voltage main) mode	operation	V _{DD} = 2.0 V		1.3	1.8	mA		
		HS (high- speed main) mode ^{Note 5}	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.4	5.5	mA	
			V _{DD} = 5.0 V	operation	Resonator connection		3.6	5.7	mA	
			$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.4	5.5	mA	
			$V_{DD} = 3.0 V$	operation	Resonator connection		3.6	5.7	mA	
			$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		2.1	3.2	mA	
				$V_{DD} = 5.0 V$	operation	Resonator connection		2.1	3.2	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		2.1	3.2	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		2.1	3.2	mA
			LS (low-	$f_{MX} = 8 \text{ MHz}^{Note 2},$	Normal operation Normal	Square wave input		1.2	2.0	mA
			speed main) mode ^{Note 5}	$V_{DD} = 3.0 V$		Resonator connection		1.2	2.0	mA
			mode	$f_{MX} = 8 \text{ MHz}^{Note 2},$		Square wave input		1.2	2.0	mA
				$V_{DD} = 2.0 V$	operation	Resonator connection		1.2	2.0	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.8	5.9	μA
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Resonator connection		4.9	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.9	5.9	μA
				Note 4 $T_A = +25^{\circ}C$	operation	Resonator connection		5.0	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		5.0	7.6	μA
				Note 4	operation	Resonator connection		5.1	7.7	μA
				T _A = +50°C fsub = 32.768 kHz	Normal	Square wave input		5.2	9.3	μA
				Note 4	operation	Resonator connection		5.3	9.3 9.4	μA
				$T_A = +70^{\circ}C$	Nama	Company to the state of		F 7	10.0	
				fsub = 32.768 kHz Note 4	Normal operation	Square wave input Resonator connection		5.7 5.8	13.3 13.4	μA μA
		T₄ – ⊥85°C	T _A = +85°C	.	TESUTIALUI CUTITIECUUT		5.0	13.4	μΑ	

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- **Notes 1.** Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~@1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



Parameter	Symbol	Conditions	、 U	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{ R}_b = 5 \text{ k}\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		—		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$			1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
	•	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$			1850		1850		ns

(5) During communication at same potential (simplified I²C mode) (1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	HS (higl main)		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN. MAX.		
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:loss} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1/f _{MCK} + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$ R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 - 4. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to +85°C, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Ap	pplication
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode Operating voltage range	$\begin{array}{l} \text{HS (high-speed main) mode:} \\ \text{2.7 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 32 MHz} \\ \text{2.4 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 16 MHz} \\ \text{LS (low-speed main) mode:} \\ \text{1.8 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 8 MHz} \\ \text{LV (low-voltage main) mode:} \\ \text{1.6 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 4 MHz} \end{array}$	HS (high-speed main) mode only: 2.7 V \leq V _{DD} \leq 5.5 V@1 MHz to 32 MHz 2.4 V \leq V _{DD} \leq 5.5 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V \\ \pm 5.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 5.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$	$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 2.0\% @ \ T_{A} = +85 \ to \ +105^{\circ}C \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$
Serial array unit	UART CSI: fcLk/2 (supporting 16 Mbps), fcLk/4 Simplified I ² C communication	UART CSI: fcLk/4 Simplified I ² C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)



RL78/G13 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 3.1 to 3.10.

3.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	–0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	–0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V_{DD} +0.3 $^{\text{Note 1}}$	V
Input voltage	VI1	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV _{DD0} +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and –0.3 to V_{DD} +0.3 ^{Note 2}	
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	Voi	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		V
	V ₀₂	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV_DD0 +0.3 and -0.3 to AV_{REF}(+) +0.3 $^{\text{Notes 2, 3}}$	V
	Vai2	ANI0 to ANI14	-0.3 to V_DD +0.3 and -0.3 to AV_{REF}(+) +0.3^{Notes 2, 3}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - **3.** Vss : Reference voltage



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



TI/TO Timing





(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

Parameter	Symbol		Condit	ions	HS (high-spee	ed main) Mode	Unit
					MIN.	MAX.	
Transfer rate		Transmission	$4.0~V \leq EV_{\text{DD0}} \leq 5.5$			Note 1	bps
			V, $2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate		2.6 Note 2	Mbps
				$\begin{array}{l} C_{b}=50 \; pF, \; R_{b}=1.4 \; k\Omega, \; V_{b}=2.7 \\ V \end{array} \label{eq:cb}$			
			$2.7 \ V \leq EV_{\text{DD0}} < 4.0$			Note 3	bps
			V, $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3$		1.2 Note 4	Mbps
			2.4 V ≤ EV _{DD0} < 3.3	V		Note 5	bps
	V, $1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6$ V		0.43 Note 6	Mbps		

Notes 1. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV _DD0 \leq 5.5 V and 2.7 V \leq V _b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.4 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.




3.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	TPW		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





4.9 48-pin Products


R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB

R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB

R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB, R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB

R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB

R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB, R5F100GHGFB, R5F100GJGFB



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



4.11 64-pin Products


R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA, R5F100LLAFA

R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA, R5F101LLAFA

R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LFDFA, R5F100LGDFA, R5F100LHDFA, R5F100LJDFA, R5F100LLDFA

R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LFDFA, R5F101LGDFA, R5F101LHDFA, R5F101LJDFA, R5F101LLDFA

R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA, R5F100LJGFA



Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



Rev.	Date		Description			
		Page	Summary			
3.00 Aug 02, 2013	163	Modification of table in (8) Communication at different potential (1.8 V, 2. 3 V) (simplified I^2C mode) (1/2)				
		164, 165	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (2/2)			
		166	Modification of table in 3.5.2 Serial interface IICA			
		166	Modification of IICA serial transfer timing			
		167	Addition of table in 3.6.1 A/D converter characteristics			
		167, 168	Modification of table and notes 3 and 4 in 3.6.1 (1)			
		169	Modification of description in 3.6.1 (2)			
		170	Modification of description and note 3 in 3.6.1 (3)			
		171	Modification of description and notes 3 and 4 in 3.6.1 (4)			
		172	Modification of table and note in 3.6.3 POR circuit characteristics			
		173	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode			
		173	Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics			
	174	Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART)				
		175	Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes			
3.10	Nov 15, 2013	123	Caution 4 added.			
		125	Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted.			
3.30	Mar 31, 2016		Modification of the position of the index mark in 25-pin plastic WFLGA (3×3 mm, 0.50 mm pitch) of 1.3.3 25-pin products			
			Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24- pin, 25-pin, 30-pin, 32-pin, 36-pin products]			
			Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44- pin, 48-pin, 52-pin, 64-pin products]			
			Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100- pin, 128-pin products]			
			ACK corrected to ACK			
			ACK corrected to ACK			

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.