

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Data ila	
Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lddfb-50


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G13 1. OUTLINE

1.3.9 48-pin products

• 48-pin plastic LFQFP (7 x 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

RL78/G13 1. OUTLINE

1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

- Notes 1. Total current flowing into V_{DD} and EV_{DDO}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DDO} or V_{SS}, EV_{SSO}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$

LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V @ 1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$


LS (low-speed main) mode: 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C


- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (1/2)$

Parameter	Symbol	ĺ	≤ VDD ≤ 5.5 V, Vss =	HS (high- main) ode	LS (low		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1		$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$	24 MHz < fмск	14/ fмск		_		_		ns
			20 MHz < fмcκ ≤ 24 MHz	12/ fмск						ns
			8 MHz < fмcк ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fmck ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	24 MHz < fмск	20/ fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	16/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/ fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$	24 MHz < fмск	48/ fмск		_		_		ns
		2	20 MHz < fмcк ≤ 24 MHz	36/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/ fмск		_		_		ns
			8 MHz < f _{MCK} ≤ 16 MHz	26/ fмск						ns
			4 MHz < f _{MCK} ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмcк ≤ 4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Absolute Maximum Ratings (TA = 25°C) (2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	- 70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lo _{L1}	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
	lo _{L2}	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient temperature	TA	In normal operati	on mode programming mode	-40 to +105	°C
	l				

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V \leq EV_{DD0} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = 0 V) (2/2)

Parameter	Symbol		Conditions				TYP.	MAX.	Unit	
Supply	I _{DD2}	HALT	HS (high-	fih = 32 MHz Note 4	V _{DD} = 5.0 V		0.54	2.90	mA	
current	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.54	2.90	mA	
				fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	2.30	mA	
					V _{DD} = 3.0 V		0.44	2.30	mA	
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.70	mA	
					V _{DD} = 3.0 V		0.40	1.70	mA	
			HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.28	1.90	mA	
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA	
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.90	mA	
				V _{DD} = 3.0 V	Resonator connection		0.45	2.00	mA	
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	1.02	mA	
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA	
		Subsystem clock			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA	
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μΑ	
			T _A = -40°C	Resonator connection		0.44	0.76	μΑ		
			operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μΑ	
				T _A = +25°C	Resonator connection		0.49	0.76	μΑ	
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μΑ	
				T _A = +50°C	Resonator connection		0.56	1.36	μΑ	
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μΑ	
				T _A = +70°C	Resonator connection		0.72	2.16	μΑ	
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μΑ	
				T _A = +85°C	Resonator connection		1.01	3.56	μΑ	
				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μΑ	
				T _A = +105°C	Resonator connection		3.20	15.56	μΑ	
	IDD3 ^{Note 6}	STOP	T _A = -40°C				0.18	0.50	μΑ	
	mode ^{Note 8}	T _A = +25°C	T _A = +25°C			0.23	0.50	μΑ		
		T _A = +50°C	T _A = +50°C			0.30	1.10	μΑ		
			T _A = +70°C				0.46	1.90	μΑ	
			T _A = +85°C	T _A = +85°C			0.75	3.30	μΑ	
			T _A = +105°C				2.94	15.30	μΑ	

(Notes and Remarks are listed on the next page.)

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol Conditions		HS (high-speed main) Mode		Unit	
				MIN.	MAX.	
Transfer rate Note 1					fmck/12 Note 2	bps
			Theoretical value of the maximum transfer rate fclk = 32 MHz, fMck = fclk		2.6	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDDO < VDD.


 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)




UART mode bit width (during communication at same potential) (reference)




Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		Conditions		` `	speed main) ode	Unit
					MIN.	MAX.	
Transfer rate		Reception	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$			fмск/12 Note 1	bps
			V , $2.7 \ V \le V_b \le 4.0 \ V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0$			fmck/12 Note 1	bps
			$V,$ $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps
			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V},$			fMCK/12 Notes 1,2	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
 - 2. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remarks 1. V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13)
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-speed	d main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0$ $V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$	600		ns
			$2.7~V \leq EV_{DD0} < 4.0~V,~2.3~V \leq V_b \leq 2.7$ $V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$	1000		ns
			$2.4~V \leq EV_{DD0} < 3.3~V,~1.6~V \leq V_b \leq 2.0$ $V,$ $C_b = 30~pF,~R_b = 5.5~k\Omega$	2300		ns
SCKp high-level width	tкн1	$4.0 \text{ V} \leq \text{EV}_{DD}$ $C_b = 30 \text{ pF, F}$	$_{0} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $R_{b} = 1.4 \text{ k}\Omega$	tксу1/2 - 150		ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $C_b = 30 \text{ pF, F}$	$_{0}<4.0$ V, 2.3 V \leq V $_{b}\leq$ 2.7 V, $R_{b}=2.7$ k Ω	tkcy1/2 - 340		ns
		$2.4 \text{ V} \leq \text{EV}_{DD}$ $C_b = 30 \text{ pF, F}$	$_{0} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V,$ $R_{b} = 5.5 \ k\Omega$	tkcy1/2 - 916		ns
SCKp low-level width	tĸL1		$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$			ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $C_b = 30 \text{ pF, F}$	$_{0}$ < 4.0 V, 2.3 V \leq V $_{b}$ \leq 2.7 V, R_{b} = 2.7 k Ω	tксү1/2 – 36		ns
		$2.4 \text{ V} \leq \text{EV}_{DD}$ $C_b = 30 \text{ pF}, \text{ F}$	$_{0}$ < 3.3 V, 1.6 V \leq V $_{b}$ \leq 2.0 V, R_{b} = 5.5 k Ω	tkcy1/2 - 100		ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vpd tolerance (for the 20- to 52-pin products)/EVpd tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage						
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = V _{BGR}					
Input channel	Reference voltage (–) = AVREFM	Reference voltage (-) = Vss	Reference voltage (–) = AVREFM					
ANI0 to ANI14	Refer to 3.6.1 (1) .	Refer to 3.6.1 (3) .	Refer to 3.6.1 (4) .					
ANI16 to ANI26	Refer to 3.6.1 (2) .							
Internal reference voltage	Refer to 3.6.1 (1) .		-					
Temperature sensor output								
voltage								

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} Note 3	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin: ANI2 to ANI14	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AVREFP = VDD Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution AV _{REFP} = V _{DD} Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AVREFP = VDD Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = V _{DD} Note 3	$\begin{array}{c} 2.4 \ V \leq AV_{REFP} \leq 5.5 \\ V \end{array}$			±1.5	LSB
Analog input voltage	Vain	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)			VBGR Note 4		V
		Temperature sensor output volume (2.4 V \leq VDD \leq 5.5 V, HS (high		VTMPS25 Note	4	V	

(Notes are listed on the next page.)




3.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	V _{PDR}	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	T _{PW}		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GHANA, R5F100GHANA, R5F100GKANA, R5F100GKANA, R5F100GKANA, R5F100GKANA


R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GHANA, R5F101GHANA, R5F101GHANA, R5F101GKANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA


R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA


R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GHGNA, R5F100GJGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-6	0.13












Referance	Dimens	sion in Mil	limeters
Symbol	Min	Nom	Max
D	6.95	7.00	7.05
Е	6.95	7.00	7.05
Α			0.80
A ₁	0.00		
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
Х			0.05
у			0.05
Z _D		0.75	
Z _E		0.75	
C ₂	0.15	0.20	0.25
D ₂		5.50	
E ₂		5.50	_


©2013 Renesas Electronics Corporation. All rights reserved.

4.12 80-pin Products


R5F100MFAFA, R5F100MGAFA, R5F100MHAFA, R5F100MJAFA, R5F100MKAFA, R5F100MLAFA R5F101MFAFA, R5F101MGAFA, R5F101MHAFA, R5F101MJAFA, R5F101MKAFA, R5F101MLAFA R5F100MFDFA, R5F100MGDFA, R5F100MHDFA, R5F100MJDFA, R5F100MKDFA, R5F100MLDFA R5F101MFDFA, R5F101MGDFA, R5F101MHDFA, R5F101MJDFA, R5F101MKDFA, R5F101MLDFA R5F100MFGFA, R5F100MGGFA, R5F100MHGFA, R5F100MJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69





Referance	Dimension in Millimeters			
Symbol	Min	Nom	Max	
D	13.80	14.00	14.20	
Е	13.80	14.00	14.20	
HD	17.00	17.20	17.40	
HE	17.00	17.20	17.40	
А		_ .		
A1	0.05	0.125	0.20	
A2	1.35	1.40	1.45	
A3		0.25		
bp	0.26	0.32	0.38	
С	0.10	0.145	0.20	
L		0.80		
Lp	0.736	0.886	1.036	
L1	1.40	1.60	1.80	
θ	0°	3°	8°	
е		0.65		
х		_	0.13	
У	у —		0.10	
ZD		0.825		
ZE —		0.825		




© 2012 Renesas ElectronicsCorporation. All rights reserved.

4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F101PGDFB, R5F101PGDFB, R5F101PJDFB, R5F101PJDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

RL78/G13 Data Sheet

			Description	
Rev.	Date	Page	Summary	
1.00	Feb 29, 2012	-	First Edition issued	
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count	
		25	corrected.	
		25 40, 42, 44	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.	
			1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.	
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.	
		59, 63, 67	Descriptions of Note 8 in a table corrected.	
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.	
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.	
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.	
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.	
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.	
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.	
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.	
3.00	Aug 02, 2013	1	Modification of 1.1 Features	
		3	Modification of 1.2 List of Part Numbers	
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution	
		16 to 32	Modification of package type in 1.3.1 to 1.3.14	
		33	Modification of description in 1.4 Pin Identification	
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions	
		55	Modification of description in table of Absolute Maximum Ratings (T _A = 25°C)	
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics	
		57	Modification of table in 2.2.2 On-chip oscillator characteristics	
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics	
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics	
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products	
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products	
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products	
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products	
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products	
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products	
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100- pin products	
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products	
		75	Modification of (4) Peripheral Functions (Common to all products)	
		77	Modification of table in 2.4 AC Characteristics	
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
		80	Modification of figures of AC Timing Test Points and External System Clock Timing	

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.