

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	64-VFBGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101leabg-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.5.8 44-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.



## 2.3.2 Supply current characteristics

#### (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = 0 \text{ V})$ (1/2)

Parameter	Symbol			Conditions	1	1	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating	HS (high-	f⊪ = 32 MHz <sup>№te 3</sup>	Basic	VDD = 5.0 V		2.1		mA
current		mode	speed main) mode <sup>Note 5</sup>		operation	$V_{DD} = 3.0 V$		2.1		mA
			mode		Normal	V <sub>DD</sub> = 5.0 V		4.6	7.0	mA
					operation	$V_{DD} = 3.0 V$		4.6	7.0	mA
				$f_{\text{IH}} = 24 \text{ MHz}^{\text{Note 3}}$	Normal	$V_{DD} = 5.0 V$		3.7	5.5	mA
					operation	$V_{DD} = 3.0 V$		3.7	5.5	mA
				fıн = 16 MHz <sup>№te 3</sup>	Normal	VDD = 5.0 V		2.7	4.0	mA
					operation	V <sub>DD</sub> = 3.0 V		2.7	4.0	mA
			LS (low-	fін = 8 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 3.0 V		1.2	1.8	mA
			speed main) mode <sup>Note 5</sup>		operation	V <sub>DD</sub> = 2.0 V		1.2	1.8	mA
			LV (low-	$f_{IH} = 4 \text{ MHz}^{Note 3}$	Normal	V <sub>DD</sub> = 3.0 V		1.2	1.7	mA
			voltage main) mode Note 5		operation	V <sub>DD</sub> = 2.0 V		1.2	1.7	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.0	4.6	mA
spee	speed main) mode <sup>Note 5</sup>	$V_{DD} = 5.0 V$	operation	Resonator connection		3.2	4.8	mA		
				$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.0	4.6	mA
			$V_{DD} = 3.0 V$	operation	Resonator connection		3.2	4.8	mA	
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal operation	Square wave input		1.9	2.7	mA
			LS (low- speed main) mode <sup>Note 5</sup>	$V_{DD} = 5.0 V$		Resonator connection		1.9	2.7	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.9	2.7	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		1.9	2.7	mA
				$f_{MX} = 8 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.1	1.7	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		1.1	1.7	mA
				f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.1	1.7	mA
				$V_{DD} = 2.0 V$	operation	Resonator connection		1.1	1.7	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μA
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Resonator connection		4.2	5.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μA
				<sup>Note 4</sup> T <sub>A</sub> = +25°C	operation	Resonator connection		4.2	5.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.2	5.5	μA
				Note 4	operation	Resonator		4.3	5.6	μΑ
				T <sub>A</sub> = +50°C		connection				
				fsuв = 32.768 kHz	Normal	Square wave input		4.3	6.3	μA
				Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		4.4	6.4	μA
				fsuв = 32.768 kHz	Normal	Square wave input	<u> </u>	4.6	7.7	μA
				Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		4.7	7.8	μA



## (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		0.54	1.63	mA
Current	Note 2	mode	speed main) mode <sup>Note 7</sup>		$V_{DD} = 3.0 V$		0.54	1.63	mA
				fiH = 24 MHz <sup>Note 4</sup>	$V_{DD} = 5.0 V$		0.44	1.28	mA
					V <sub>DD</sub> = 3.0 V		0.44	1.28	mA
				fin = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.40	1.00	mA
					V <sub>DD</sub> = 3.0 V		0.40	1.00	mA
			LS (low-	fin = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		260	530	μA
			speed main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		260	530	μA
			LV (low-	fiH = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		420	640	μA
			voltage main) mode		V <sub>DD</sub> = 2.0 V		420	640	μA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.00	mA
			speed main) mode <sup>Note 7</sup>	$V_{DD} = 5.0 V$	Resonator connection		0.45	1.17	mA
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	1.00	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.45	1.17	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	0.60	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	0.67	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$ ,	Square wave input		0.19	0.60	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.26	0.67	mA
			LS (low-	$f_{MX} = 8 MHz^{Note 3}$ ,	Square wave input		95	330	μA
			speed main)	$V_{DD} = 3.0 V$	Resonator connection		145	380	μA
			mode <sup>Note 7</sup>	$f_{MX} = 8 MHz^{Note 3}$ ,	Square wave input		95	330	μA
				$V_{DD} = 2.0 V$	Resonator connection		145	380	μA
			Subsystem	fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.25	0.57	μA
			clock	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	μA
			operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$	Square wave input		0.30	0.57	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.49	0.76	μA
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.37	1.17	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.56	1.36	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.53	1.97	μA
				$T_A = +70^{\circ}C$	Resonator connection		0.72	2.16	μA
			fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.82	3.37	μA	
lor				T <sub>A</sub> = +85°C	Resonator connection		1.01	3.56	μA
	DD3 <sup>Note 6</sup>	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.23	0.50	μA
			$T_A = +50^{\circ}C$				0.30	1.10	μA
			$T_A = +70^{\circ}C$				0.46	1.90	μA
			T <sub>A</sub> = +85°C				0.75	3.30	μA



## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	$f_{H} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		0.62	1.86	mA
current	Note 2	mode	speed main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 3.0 V		0.62	1.86	mA
			mode	fiH = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.50	1.45	mA
					V <sub>DD</sub> = 3.0 V		0.50	1.45	mA
				fiH = 16 MHz <sup>Note 4</sup>	$V_{DD} = 5.0 V$		0.44	1.11	mA
					$V_{DD} = 3.0 V$		0.44	1.11	
			10//						mA
			LS (low- speed main) mode <sup>Note 7</sup>	$f_{IH} = 8 MHz^{Note 4}$	V <sub>DD</sub> = 3.0 V V <sub>DD</sub> = 2.0 V		290 290	620 620	μΑ μΑ
			LV (low-	file = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		440	680	μA
			voltage main) mode		V <sub>DD</sub> = 2.0 V		440	680	μA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.08	mA
			speed main) mode <sup>Note 7</sup>	$V_{DD} = 5.0 V$	Resonator connection		0.48	1.28	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.08	mA
				Vdd = 3.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.21	0.63	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.28	0.71	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	0.63	mA
				$V_{DD} = 3.0 \text{ V}$	Resonator connection		0.28	0.71	mA
				f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	360	μA
			speed main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 3.0 V	Resonator connection		160	420	μA
				f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	360	μA
				V <sub>DD</sub> = 2.0 V	Resonator connection		160	420	μA
			Subsystem	fs∪в = 32.768 kHz <sup>№te 5</sup>	Square wave input		0.28	0.61	μA
			clock operation	$T_A = -40^{\circ}C$	Resonator		0.47	0.80	μA
				fsub = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.34	0.61	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.53	0.80	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.41	2.30	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.60	2.49	μA
				fs∪в = 32.768 kHz <sup>№te 5</sup>	Square wave input	1	0.64	4.03	μA
				$T_A = +70^{\circ}C$	Resonator connection		0.83	4.22	μA
				fsuв = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.09	8.04	μA
In				$T_{A} = +85^{\circ}C$	Resonator connection		1.28	8.23	μA
	DD3 <sup>Note 6</sup>	STOP	$T_A = -40^{\circ}C$				0.19	0.52	μA
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C			1	0.25	0.52	μΑ
			T <sub>A</sub> = +50°C				0.32	2.21	μA
			T <sub>A</sub> = +70°C				0.55	3.94	μA
			$T_{A} = +85^{\circ}C$				1.00	7.95	μA



## 2.4 AC Characteristics

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Items	Symbol		Conditions	;	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main	HS (high-	$2.7V{\leq}V_{DD}{\leq}5.5V$	0.03125		1	μS
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μs
		operation	LS (low-speed main) mode	$1.8V\!\le\!V_{DD}\!\le\!5.5V$	0.125		1	μS
			LV (low- voltage main) mode	$1.6 V \le V_{DD} \le 5.5 V$	0.25		1	μS
		Subsystem of operation	clock (fsuв)	$1.8  V \! \le \! V_{DD} \! \le \! 5.5  V$	28.5	30.5	31.3	μS
		In the self	HS (high-	$2.7V{\leq}V_{\text{DD}}{\leq}5.5V$	0.03125		1	μS
		programming mode	speed main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8V\!\leq\!V_{DD}\!\leq\!5.5V$	0.125		1	μS
			LV (low- voltage main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.25		1	μS
External system clock	fex	$2.7 \text{ V} \leq \text{V}_{DD} \leq$		1	1.0		20.0	MHz
frequency		2.4 V ≤ V <sub>DD</sub> <			1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> <			1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> <			1.0		4.0	MHz
	fexs				32		35	kHz
External system clock input	texh, texl	$2.7 \text{ V} \leq \text{V}_{DD} \leq$	< 5.5 V		24			ns
high-level width, low-level width		2.4 V ≤ V <sub>DD</sub> <			30			ns
		1.8 V ≤ V <sub>DD</sub> <			60			ns
		1.6 V ≤ V <sub>DD</sub> <			120			ns
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	fтo	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
output frequency		main) mode		$\leq$ EV <sub>DD0</sub> < 4.0 V			8	MHz
			1.8 V	$\leq$ EV <sub>DD0</sub> < 2.7 V			4	MHz
			1.6 V	≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V	$\leq EV_{DD0} \leq 5.5 V$			4	MHz
		main) mode	1.6 V	≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LV (low-volta main) mode	age 1.6 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
frequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			1.8 V	$\leq$ EV <sub>DD0</sub> < 2.7 V			4	MHz
			1.6 V	$\leq EV_{DD0} < 1.8 V$			2	MHz
		LS (low-spee	ed 1.8 V	$\leq EV_{DD0} \leq 5.5 V$			4	MHz
		main) mode	1.6 V	$\leq EV_{DD0} < 1.8 V$			2	MHz
		LV (low-volta	age 1.8 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V	$\leq$ EV <sub>DD0</sub> < 1.8 V			2	MHz
Interrupt input high-level width,	tintн,	INTP0	1.6 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	tintl	INTP1 to INT	[P11 1.6 V	$\leq EV_{DD0} \leq 5.5 V$	1			μS
Key interrupt input low-level	tкв	KR0 to KR7	1.8 V	$\leq EV_{DD0} \leq 5.5 V$	250			ns
width			1.6 V	$\leq EV_{DD0} < 1.8 V$	1			μS
RESET low-level width	trsl				10			μS



Parameter	Symbol	Conditions	、 U	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{ R}_b = 5 \text{ k}\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		—		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 5 \text{ k}\Omega$			1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$			1850		1850		ns

## (5) During communication at same potential (simplified I<sup>2</sup>C mode) (1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



3. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EV<sub>DD0</sub> < 4.0 V and 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =  $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$ 

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } EV_{DD0} \geq V_{b}.$
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.


Expression for calculating the transfer rate when 1.8 V  $\leq$  EV\_{DD0} < 3.3 V and 1.6 V  $\leq$  V\_b  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =  $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$ 

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### UART mode connection diagram (during communication at different potential)





## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

Parameter	Symbol		Conditions	HS (hig	h-speed Mode	LS (low		`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> ксү1	tксү1 ≥ 4/fc∟к	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}}, \end{array}$	1150		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DI}} \\ 2.7 \ V \leq V_{\text{b}} \leq \end{array}$	4.0 V,	tксү1/2 – 75		tксү1/2 – 75		tксү1/2 – 75		ns
		$C_b = 30 \text{ pF},$ 2.7 V $\leq EV_{DI}$ 2.3 V $\leq V_b \leq$ $C_b = 30 \text{ pF},$	<sub>20</sub> < 4.0 V, 2.7 V,	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$1.8 V \le EV_{DI}$ $1.6 V \le V_b \le C_b = 30 \text{ pF},$	2.0 V <sup>Note</sup> ,	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
SCKp low-level width	tĸ∟ı	$4.0 \text{ V} \leq \text{EV}_{\text{DI}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 30 \text{ pF},$	∞ ≤ 5.5 V, 4.0 V,	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DI} \\ 2.3 \ V \leq V_b \leq \end{array}$	<sub>00</sub> < 4.0 V, 2.7 V,	tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$\label{eq:cb} \begin{split} &C_{\rm b} = 30 \ p F, \\ &1.8 \ V \leq E V_{\rm DI} \\ &1.6 \ V \leq V_{\rm b} \leq \\ &C_{\rm b} = 30 \ p F, \end{split}$	<sup>00</sup> < 3.3 V, 2.0 V <sup>Note</sup> ,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Note Use it with  $EV_{DD0} \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)



## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsikı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \end{array}$	81		479		479		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	177		479		479		ns
		$C_b=30 \text{ pF},  \text{R}_b=2.7  \text{k}\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	479		479		479		ns
		$C_b$ = 30 pF, $R_b$ = 5.5 k $\Omega$							
SIp hold time (from SCKp↑) <sup>№te 1</sup>	tksi1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	19		19		19		ns
		$C_b$ = 30 pF, $R_b$ = 2.7 k $\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	19		19		19		ns
		$C_b$ = 30 pF, $R_b$ = 5.5 k $\Omega$							
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		195		195		195	ns
		$C_b$ = 30 pF, $R_b$ = 2.7 k $\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		483		483		483	ns
		$C_b$ = 30 pF, $R_b$ = 5.5 k $\Omega$							

		5 5 V Voo - EVo	$ = EV_{oot} = 0.V$
$T_{A} = -40$ to +85°C,		j.j v, vss = ⊑vs	$s_0 = \Box v s s_1 = U v $

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**2.** Use it with  $EV_{DD0} \ge V_b$ .

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $l^2$ C mode) (1/2) (T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 Note 1		300 Note 1		300 ote 1	kHz
		$\begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	475		1550		1550		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1150		1550		1550		ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн		245		610		610		ns
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
		$\begin{array}{l} \label{eq:states} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	675		610		610		ns
		$\label{eq:2.7} \begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	600		610		610		ns
		$\label{eq:linear} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{split}$	610		610		610		ns



#### (2) I<sup>2</sup>C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Parameter	Symbol	Conditions H		、 U	h-speed Mode	``	v-speed Mode	`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟κ≥ 3.5 MHz	$1.8~V \le EV_{\text{DD0}} \le 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Hold time <sup>Note 1</sup>	thd:sta	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Hold time when SCLA0 =	t∟ow	$2.7 V \le EV_{DD0} \le 5.3$	5 V	1.3		1.3		1.3		μs
"L"		$1.8 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 =	tніgн	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
"H"		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	100		100		100		μs
(reception)		$1.8~V \le EV_{\text{DD0}} \le 5.3$	5 V	100		100		100		μs
Data hold time	thd:dat	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0	0.9	0	0.9	0	0.9	μs
(transmission) <sup>Note 2</sup>		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7 V \le EV_{DD0} \le 5.3$	5 V	0.6		0.6		0.6		μs
condition		$1.8 V \le EV_{DD0} \le 5.8$	5 V	0.6		0.6		0.6		μs
Bus-free time	<b>t</b> BUF	$2.7 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μs
		$1.8 V \le EV_{DD0} \le 5.8$	5 V	1.3		1.3		1.3		μS

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
  - 4. Values when the conversion time is set to 57  $\mu s$  (min.) and 95  $\mu s$  (max.).
  - 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



# (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{BGR}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}^{\text{Note 4}}, \text{HS (high-speed main) mode}$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	<b>t</b> CONV	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}{}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

**4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (–) = AV<sub>REFM</sub>.



Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іонт	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins	<u> </u>	5	mA
Operating ambient	TA	In normal operati	on mode	-40 to +105	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

## Absolute Maximum Ratings (TA = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
current mode si	Idd1		HS (high- speed main) mode <sup>Note 5</sup>	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic operatio n	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 3.0 V		2.3 2.3		mA mA
			Normal operatio	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 3.0 V		5.2 5.2	9.2 9.2	mA mA		
		fin = 24 MHz <sup>Note 3</sup>	n Normal operatio	V <sub>DD</sub> = 5.0 V V <sub>DD</sub> = 3.0 V		4.1 4.1	7.0 7.0	mA mA		
				fін = 16 MHz <sup>№оtе 3</sup>	n Normal	$V_{DD} = 5.0 V$		3.0	5.0	mA
speed ma			operatio n	$V_{DD} = 3.0 V$		3.0	5.0	mA		
	HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.4	5.9	mA		
	mode <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V	operatio n	Resonator connection		3.6	6.0	mA		
		$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operatio n	Square wave input Resonator		3.4 3.6	5.9 6.0	mA mA		
	f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , Norma	Normal	connection Square wave input		2.1	3.5	mA			
	$V_{DD} = 5.0 V$	operatio n	Resonator connection		2.1	3.5	mA			
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		2.1	3.5	mA
				V <sub>DD</sub> = 3.0 V	operatio n	Resonator connection		2.1	3.5	mA
			Subsystem clock	fsub = 32.768 kHz	Normal operatio	Square wave input Resonator		4.8	5.9	μA
			operation	T <sub>A</sub> = -40°C	n	connection		4.9	6.0	μA
				fsub = 32.768 kHz Note 4	Normal operatio	Square wave input Resonator		4.9 5.0	5.9 6.0	μA μA
				$T_A = +25^{\circ}C$	n Nama l	connection		5.0	7.0	
				$f_{SUB} = 32.768 \text{ kHz}$ Note 4 $T_A = +50^{\circ}\text{C}$	Normal operatio n	Square wave input Resonator connection		5.0 5.1	7.6 7.7	μΑ μΑ
				fsub = 32.768 kHz	Normal	Square wave input		5.2	9.3	μA
			$T_A = +70^{\circ}C$	operatio n	Resonator connection		5.3	9.4	μA	
		fsub = 32.768 kHz	Normal	Square wave input		5.7	13.3	μA		
			T <sub>A</sub> = +85°C	operatio n	Resonator connection		5.8	13.4	μA	
				fsub = 32.768 kHz	Normal operatio	Square wave input Resonator		10.0 10.0	46.0 46.0	μA μA
				T <sub>A</sub> = +105°C	n	connection		10.0	-0.0	μΑ

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products	
$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/2)	



#### 3.5 Peripheral Functions Characteristics

#### **AC Timing Test Points**



#### 3.5.1 Serial array unit


#### (1) During communication at same potential (UART mode)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$


Parameter	Symbol	Symbol Conditions		HS (high-speed main) Mode		
			MIN.	MAX.		
Transfer rate Note 1				fмск/12 <sup>Note 2</sup>	bps	
		Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMck = fcLk		2.6	Mbps	

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
  - 2. The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$ . 2.4 V  $\leq EV_{DD0} < 2.7$  V : MAX. 1.3 Mbps
- Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remarks 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(2)	During communication at same potential (CSI mode) (master mode, SCKp internal clock output)
	$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions		HS (high-speed main) Mode	
				MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{KCY1} \geq 4/f_{CLK}$	tkcy1 $\ge$ 4/fclk 2.7 V $\le$ EVdd0 $\le$ 5.5 V			ns
			$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tкнı,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү1/2 – 24		ns
	<b>t</b> ĸ∟1	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tĸcy1/2 – 36		ns
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 76		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		66		ns
	1	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		66		ns
		$2.4 \ V \le EV_{DD}$	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			ns
SIp hold time (from SCKp^) $^{\mbox{Note 2}}$	tksi1			38		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF Note 4			50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to  $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



- **Notes 1.** Transfer rate in the SNOOZE mode : MAX. 1 Mbps
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>H</sub> and V<sub>L</sub>, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02,

10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**3.** fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

**4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{split} & 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ & 2.7 \; V \leq V_b \leq 4.0 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split} $	1/fмск + 340 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 340 Note 2		ns
			1/fмск + 760 Note 2		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 760 Note 2		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1/fмск + 570 Note 2		ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	0	770	ns
			0	1420	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	1420	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	0	1215	ns

#### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LLAFB

R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,


R5F101LJAFB, R5F101LKAFB, R5F101LLAFB

R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB, R5F100LLDFB

R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB, R5F101LJDFB, R5F101LKDFB, R5F101LLDFB

R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB, R5F100LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

