

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	64-VFBGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lfabg-u0

O ROM, RAM capacities

Flash	Data	RAM			RL78	/G13		
ROM	flash		20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128	8 KB	12	-	-	-	R5F100AG	R5F100BG	R5F100CG
KB	-	KB	-	-	-	R5F101AG	R5F101BG	R5F101CG
96	8 KB	8 KB	=	=	=	R5F100AF	R5F100BF	R5F100CF
KB	-		-	-	-	R5F101AF	R5F101BF	R5F101CF
64	4 KB	4 KB	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
KB	=	Note	R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
KB	_	1.0.0	R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
KB	=		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
KB	-		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

Flash	Data	RAM				RL78	3/G13			
ROM	flash		40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512	8 KB	32 KB Note	=	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
KB	-	Note	-	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384	8 KB	24 KB	-	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
KB	-		-	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256	8 KB	20 KB Note	-	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
KB	_	Note	-	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
KB	=		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	-
KB	-		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	-
96	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	=
KB	_		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	-
64	4 KB	4 KB Note	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	=	=	=
KB	_	Note	R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	-	=	-
48	4 KB	3 KB Note	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	=	=	=
KB	-		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	=	=	=
32	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	-	=	-
KB	_	1	R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	-	-	-
16	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	=	=	=	=	=
KB	_	1	R5F101EA	R5F101FA	R5F101GA	-	-	-	-	=


Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.


• 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)




- Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.
 - 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0} and EV_{DD1} pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
 - 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.5 Block Diagram

1.5.1 20-pin products



1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

	Item	40	·pin	4.4	-pin	40	·pin	F0	nin		·pin
	item		<u> </u>	44	i			52-	-pin I		İ
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
		100	101	100	101	100	101	100	101	100	101
		Ex	Ex	×	F _×	χ Ω	ωx	×	×	Ž	Ž
Code flash me	emory (KB)	16 to	o 192	16 t	o 512	16 t	512	32 to	o 512	32 to	o 512
Data flash me	emory (KB)	4 to 8	-	4 to 8	_	4 to 8	-	4 to 8	_	4 to 8	_
RAM (KB)		2 to 1	16 ^{Note1}	2 to :	32 ^{Note1}	2 to 3	32 ^{Note1}	2 to 3	32 ^{Note1}	2 to 3	32 ^{Note1}
Address space	e	1 MB									
Main system clock	High-speed system clock	HS (High HS (High LS (Low-	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V)								
	High-speed on-chip oscillator	HS (High LS (Low-	(High-speed main) mode: 1 to 32 MHz (V_{DD} = 2.7 to 5.5 V), (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)								
Subsystem cl	ock		Γ1 (crystal) oscillation, external subsystem clock input (EXCLKS) 2.768 kHz								
Low-speed or	n-chip oscillator	15 kHz (TYP.)								
General-purp	ose registers	(8-bit register \times 8) \times 4 banks									
Minimum insti	ruction execution time	0.03125	μs (High-s	speed on-	chip oscilla	tor: fin = 3	2 MHz op	eration)			
		0.05 <i>μ</i> s (High-spee	ed system	clock: fmx	= 20 MHz	operation)			
		30.5 μs (Subsyster	n clock: fs	ыв = 32.76	8 kHz ope	ration)				
Instruction se	t	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 									
I/O port	Total	3	36	4	40	2	14	4	18	5	58
	CMOS I/O	(N-ch (28 O.D. I/O ithstand ge]: 10)	(N-ch [V _{DD} w	31 O.D. I/O rithstand ge]: 10)	(N-ch (34 O.D. I/O ithstand je]: 11)	(N-ch (38 O.D. I/O ithstand ge]: 13)	(N-ch (18 O.D. I/O ithstand ge]: 15)
	CMOS input		5		5		5		5		5
	CMOS output		=		=		1		1		1
	N-ch O.D. I/O (withstand voltage: 6 V)		3		4		4		4		4
Timer	16-bit timer					8 cha	nnels				
	Watchdog timer					1 cha	annel				
	Real-time clock (RTC)					1 cha	annel				
	12-bit interval timer (IT)				-		annel				
	Timer output	4 channels (PWM outputs: 4 Note 2), 8 channels (PWM outputs: 7 Note 2) Note 3 outputs: 7 Note 2 Note 2 Note 3 outputs: 7 Note 2 Note 3 outputs: 7 Note 3 outputs: 7 Note 3									
	RTC output	1 channe • 1 Hz (s		ı clock: fsu	ıв = 32.768	3 kHz)					

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L): Start address F7F00H Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

(2/2)

							(2/2)	
Ite	m	80-	pin	100	-pin	128	3-pin	
		R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx	
Clock output/buzz	er output		2	1	2		2	
		• 2.44 kHz, 4.8	8 kHz, 9.76 kHz,	1.25 MHz, 2.5 M	Hz, 5 MHz, 10 M	ИHz		
		· ·	clock: fmain = 20					
				.048 kHz, 4.096 k		16.384 kHz, 32.76	68 kHz	
0/40 1 "	A /D		CIOCK: ISUB = 32.70	68 kHz operation)		I		
8/10-bit resolution	A/D converter	17 channels		20 channels		26 channels		
Serial interface		[80-pin, 100-pin, 128-pin products]						
		CSI: 2 channels/simplified I ² C: 2 channels/UART: 1 channel						
		CSI: 2 channels/simplified I ² C: 2 channels/UART: 1 channel CSI: 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel						
			•	2 channels/UAR		ang Ent baoj. T	onamo:	
	I ² C bus	2 channels	·	2 channels		2 channels		
Multiplier and divid	der/multiply-	• 16 bits × 16 bi	ts = 32 bits (Uns	igned or signed)				
accumulator		• 32 bits ÷ 32 bi	ts = 32 bits (Uns	igned)				
		• 16 bits × 16 bits	ts + 32 bits = 32	bits (Unsigned or	signed)			
DMA controller		4 channels						
Vectored	Internal		37	3	37		41	
interrupt sources	External		13	1	3		13	
Key interrupt			8	1	8		8	
Reset		Reset by RES						
			by watchdog tim					
			by power-on-res by voltage detec					
				tion execution Note				
			by RAM parity e					
			by illegal-memor					
Power-on-reset cir	rcuit	Power-on-res	et: 1.51 V (TY	P.)				
		Power-down-	reset: 1.50 V (TY	P.)				
Voltage detector		Rising edge :		.06 V (14 stages))			
		Falling edge:	1.63 V to 3	3.98 V (14 stages)	1			
On-chip debug fur	nction	Provided						
Power supply volta	age	$V_{DD} = 1.6 \text{ to } 5.5$	$V (T_A = -40 \text{ to } +8$	5°C)				
		$V_{DD} = 2.4 \text{ to } 5.5$	$V (T_A = -40 \text{ to } +1)$	05°C)				
Operating ambien	t temperature	$T_A = 40 \text{ to } +85^\circ$	C (A: Consumer	applications, D: Ir	ndustrial applicat	ions)		
		$T_A = 40 \text{ to } +105$	°C (G: Industrial	applications)				
		1						



Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



- Notes 1. Total current flowing into V_{DD} and EV_{DDO}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DDO} or V_{SS}, EV_{SSO}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$

LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V @ 1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products


(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating	HS (high-	fin = 32 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		2.3		mA
Current Note 1		mode	speed main) mode Note 5		operation	V _{DD} = 3.0 V		2.3		mA
			modo		Nomal	V _{DD} = 5.0 V		5.2	8.5	mA
					operation	V _{DD} = 3.0 V		5.2	8.5	mA
				fin = 24 MHz Note 3	Nomal	V _{DD} = 5.0 V		4.1	6.6	mA
					operation	V _{DD} = 3.0 V		4.1	6.6	mA
				fin = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		3.0	4.7	mA
					operation	V _{DD} = 3.0 V		3.0	4.7	mA
			LS (low-	fin = 8 MHz Note 3	Normal	V _{DD} = 3.0 V		1.3	2.1	mA
			speed main) mode Note 5		operation	V _{DD} = 2.0 V		1.3	2.1	mA
			LV (low-	fin = 4 MHz Note 3	Nomal	V _{DD} = 3.0 V		1.3	1.8	mA
			voltage main) mode		operation	V _{DD} = 2.0 V		1.3	1.8	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Nomal	Square wave input		3.4	5.5	mA
			speed main) mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.6	5.7	mA
		mode twee	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Nomal	Square wave input		3.4	5.5	mA	
				V _{DD} = 3.0 V	operation Normal operation Normal operation	Resonator connection		3.6	5.7	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$		Square wave input		2.1	3.2	mA
				V _{DD} = 5.0 V		Resonator connection		2.1	3.2	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$		Square wave input		2.1	3.2	mA
				V _{DD} = 3.0 V	operation	Resonator connection		2.1	3.2	mA
			LS (low-	$f_{MX} = 8 MHz^{Note 2},$	Normal	Square wave input		1.2	2.0	mA
			speed main) mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.2	2.0	mA
			modo	$f_{MX} = 8 MHz^{Note 2}$	Normal	Square wave input		1.2	2.0	mA
				V _{DD} = 2.0 V	operation	Resonator connection		1.2	2.0	mA
			Subsystem	fsub = 32.768 kHz	Nomal	Square wave input		4.8	5.9	μA
			clock operation	T _A = -40°C	operation	Resonator connection		4.9	6.0	μΑ
				fsub = 32.768 kHz	Normal	Square wave input		4.9	5.9	μA
				T _A = +25°C	operation	Resonator connection		5.0	6.0	μΑ
				fsuB = 32.768 kHz	Normal	Square wave input		5.0	7.6	μΑ
				Note 4	operation	Resonator connection		5.1	7.7	μΑ
				T _A = +50°C	Nies 1	0		5 0	0.0	
			fsub = 32.768 kHz	Normal operation	Square wave input		5.2	9.3	μA	
			T _A	T _A = +70°C	Sporador1	Resonator connection		5.3	9.4	μΑ
				fsub = 32.768 kHz	Normal operation	Square wave input		5.7	13.3	μA
			T _A = +85°C	υρειαιιστ	Resonator connection		5.8	13.4	μA	

(Notes and Remarks are listed on the next page.)

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	\ \	h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V≤ EV	odo ≤ 5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
		1.8 V ≤ EV	≤ EV _{DD0} ≤ 5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$000 \le 5.5 \text{ V}$		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$000 \le 5.5 \text{ V}$	_	_		fMCK/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3	_			1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$ $1.8 \text{ V} \le \text{EV}_{\text{DDO}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$ $1.6 \text{ V} \le \text{EV}_{\text{DDO}} < 1.8 \text{ V} : \text{MAX. } 0.6 \text{ Mbps}$

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

 $16~MHz~(2.4~V \leq V_{DD} \leq 5.5~V)$

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions		speed	high- I main) ode	LS (low-speed main) Mode		voltage	low- e main) ode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Recep- tion	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate folk Note 4		5.3		1.3		0.6	Mbps
			$1.8 \ V \le EV_{DD0} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V$			fMCK/6 Notes 1 to 3		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. Use it with EVDD0≥Vb.
- 3. The following conditions are required for low voltage interface when $E_{VDDO} < V_{DD}$.

 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$ $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$

4. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. $V_b[V]$: Communication line voltage

- 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmcκ: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13)
- **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (hig	h-speed Mode	LS (low	r-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$\begin{split} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 & \ pF, \ R_b = 1.4 \ k\Omega \end{split}$	300		1150		1150		ns
			$\begin{split} 2.7 \ V & \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V & \leq V_b \leq 2.7 \ V, \\ C_b & = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	500		1150		1150		ns
			$\begin{aligned} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{Note}, \end{aligned}$	1150		1150		1150		ns
SCKp high-level width	tкн1	$C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega$ $4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, \ R_b = 1.4 \text{ k}\Omega$		tксү1/2 – 75		tксү1/2 – 75		tксу1/2 — 75		ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $2.3 \text{ V} \leq \text{V}_{b} \leq$ $C_{b} = 30 \text{ pF},$	00 < 4.0 V, 2.7 V,	tксу1/2 — 170		tксу1/2 — 170		tксу1/2 — 170		ns
		$1.8 \text{ V} \le \text{EV}_{DD}$ $1.6 \text{ V} \le \text{V}_{b} \le \text{C}_{b} = 30 \text{ pF},$	00 < 3.3 V, 2.0 V ^{Note} ,	tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq$	00 ≤ 5.5 V, 4.0 V,	tксу1/2 —		tксү1/2 — 50		tксү1/2 — 50		ns
		$C_b = 30 \text{ pF},$ $2.7 \text{ V} \leq \text{EVor}$ $2.3 \text{ V} \leq \text{V}_b \leq$ $C_b = 30 \text{ pF},$	00 < 4.0 V, 2.7 V,	tксү1/2 — 18		tксү1/2 — 50		tксү1/2 — 50		ns
		1.8 V ≤ EV _{DI} 1.6 V ≤ V _b ≤	$\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note}}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$			tксү1/2 – 50		tксу1/2 — 50		ns

Note Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

2.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	Svdd				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 2.4 AC Characteristics.

2.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}		1.46 ^{Note}		5.5	٧

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	٧
	EV _{DD0} , EV _{DD1}	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	Vıı	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV _{DD0} +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and -0.3 to V _{DD} +0.3 ^{Note 2}	
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	V _{O1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV _{DD0} +0.3	٧
		P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	and -0.3 to V _{DD} +0.3 ^{Note 2}	
	V ₀₂	P20 to P27, P150 to P156	-0.3 to V _{DD} +0.3 Note 2	٧
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$	V
	V _{Al2}	ANI0 to ANI14	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq VDD \leq 5.5 V@1 MHz to 32 MHz $2.4~V \leq$ VDD \leq 5.5 V@1 MHz to 16 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum instruction execution time)	Тсу	Main system clock (fmain) operation	HS (high-speed main) mode	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem clock (fsub) $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ operation		28.5	30.5	31.3	μS	
		In the self programming mode	(3	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μS
				$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
External system clock frequency	fex	$2.7~V \leq V_{DD} \leq 5.5~V$		1.0		20.0	MHz	
		$2.4~V \leq V_{DD} < 2.7~V$		1.0		16.0	MHz	
	fexs			32		35	kHz	
External system clock input high-	texh, texl	$2.7~V \leq V_{DD} \leq 5.5~V$		24			ns	
level width, low-level width		$2.4~V \le V_{DD} < 2.7~V$		30			ns	
	texhs, texhs				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tтіL				1/fмск+10			ns ^{Note}
TO00 to TO07, TO10 to TO17	f то	HS (high-spe	eed 4.0 V	≤ EV _{DD0} ≤ 5.5 V			16	MHz
output frequency		main) mode	2.7 V	≤ EV _{DD0} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD0} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	eed 4.0 V	\leq EV _{DD0} \leq 5.5 V			16	MHz
frequency			2.7 V	≤ EV _{DD0} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD0} < 2.7 V			4	MHz
Interrupt input high-level width,			2.4 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width	tintl	INTP1 to INT	TP11 2.4 V	\leq EV _{DD0} \leq 5.5 V	1			μS
Key interrupt input low-level width	t KR	KR0 to KR7 2.4 V ≤ EV _{DD0} ≤ 5.5 V		≤ EV _{DD0} ≤ 5.5 V	250			ns
RESET low-level width	trsl				10			μS

Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $2.4V \le EV_{DD0} < 2.7 \text{ V}$: MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		Conditions		HS (high-speed main) Mode		Unit
					MIN.	MAX.	
Transfer rate		Reception	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$			fmck/12 Note 1	bps
			V , $2.7 \ V \le V_b \le 4.0 \ V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps
	2		2.7 V ≤ EV _{DD0} < 4.0			fmck/12 Note 1	bps
		V, $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps	
		$2.4 V \le EV_{DDO} < 3.3$ $V,$			fMCK/12 Notes 1,2	bps	
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate fclk = 32 MHz, fmck = fclk		2.6	Mbps

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
 - 2. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remarks 1. V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00 to 03, 10 to 13)
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit	
			MIN.	MAX.		
SIp setup time	tsıĸı	$4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	162		ns	
(to SCKp↑) Note		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	354		ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \ V \le EV_{DD0} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$	958		ns	
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
Slp hold time	tksi1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	38		ns	
(from SCKp↑) Note		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$	38		ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \ V \le EV_{DD0} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$	38		ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
Delay time from SCKp↓ to	tkso1	$\label{eq:4.0} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$		200	ns	
SOp output Note		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq EV_{DD0} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		390	ns	
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		966	ns	
		$C_b=30~pF,~R_b=5.5~k\Omega$				

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB


R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB

R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB, R5F100GHDFB

R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GKDFB, R5F101GKDFB, R5F101GKDFB

R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GHGFB, R5F10

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16	
HD————————————————————————————————————	25 24	E HE	detail of le	CL
48	13			(UNIT:mn
. 1	12.	↓	D	DIMENSIONS
		<u></u>		7.00±0.20 7.00±0.20
		ļ	<u>E</u>	7.00±0.20 9.00±0.20
	. 4 4 7 7 7	<u>'</u> _	HE	9.00±0.20 9.00±0.20
-ZD	→ e		A	1.60 MAX.
			A1	0.10±0.05
	x (M) S	Δ		1.40±0.05
		A		0.25
		A2 ¬	b	0.22±0.05



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

0.145 ^{+0.055} -0.045 0.50

0.60±0.15

1.00±0.20 3°+5° 0.50 0.08 0.08

0.75

0.75

Lp

ZD

ZE



R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LKAFB, R5F100LLAFB

R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,

R5F101LJAFB, R5F101LKAFB, R5F101LLAFB

R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LDFB, R5F100LKDFB, R5F100LKDFB

R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB,

R5F101LJDFB, R5F101LKDFB, R5F101LLDFB

R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB, R5F100LJGFB

	JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.)) [g]
	P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35	
	HD — D — 48 49	33	T E HE	detail of	lead end C A3 C L Lp
E -	64 1 1 -ZD	17 16 e		ITEM D E HD HE A	(UNIT:mm) DIMENSIONS 10.00±0.20 10.00±0.20 12.00±0.20 12.00±0.20 160 MAX. 0.10±0.05
Œ	- b	x (M) S	A2 ¬	A2 A3 b c L Lp	1.40±0.05 0.25 0.22±0.05 0.145 +0.055 0.50 0.60±0.15
<u> </u>	Lays		A1	L1 θ e x	1.00±0.20 3°+5° 0.50 0.08

©2012 Renesas Electronics Corporation. All rights reserved.

0.08

1.25

ZD

ZΕ

NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.